



## K10 Sub-Family Data Sheet

Supports the following:

MK10DN512ZVLL10

### Features

- Operating Characteristics
  - Voltage range: 1.71 to 3.6 V
  - Flash write voltage range: 1.71 to 3.6 V
  - Temperature range (ambient): -40 to 105°C
- Performance
  - Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhystone MIPS per MHz
- Memories and memory interfaces
  - Up to 512 KB program flash memory on non-FlexMemory devices
  - Up to 128 KB RAM
  - Serial programming interface (EzPort)
  - FlexBus external bus interface
- Clocks
  - 3 to 32 MHz crystal oscillator
  - 32 kHz crystal oscillator
  - Multi-purpose clock generator
- System peripherals
  - 10 low-power modes to provide power optimization based on application requirements
  - Memory protection unit with multi-master protection
  - 16-channel DMA controller, supporting up to 64 request sources
  - External watchdog monitor
  - Software watchdog
  - Low-leakage wakeup unit
- Security and integrity modules
  - Hardware CRC module to support fast cyclic redundancy checks
  - 128-bit unique identification (ID) number per chip

## K10P100M100SF2



- Human-machine interface
  - Low-power hardware touch sensor interface (TSI)
  - General-purpose input/output
- Analog modules
  - Two 16-bit SAR ADCs
  - Programmable gain amplifier (PGA) (up to x64) integrated into each ADC
  - 12-bit DAC
  - Three analog comparators (CMP) containing a 6-bit DAC and programmable reference input
  - Voltage reference
- Timers
  - Programmable delay block
  - Eight-channel motor control/general purpose/PWM timer
  - Two 2-channel quadrature decoder/general purpose timers
  - Periodic interrupt timers
  - 16-bit low-power timer
  - Carrier modulator transmitter
  - Real-time clock
- Communication interfaces
  - Two Controller Area Network (CAN) modules
  - Three SPI modules
  - Two I2C modules
  - Five UART modules
  - Secure Digital host controller (SDHC)
  - I2S module

# Table of Contents

1 Ordering parts.....	3	5.4.2 Thermal attributes.....	20
1.1 Determining valid orderable parts.....	3	6 Peripheral operating requirements and behaviors.....	20
2 Part identification.....	3	6.1 Core modules.....	20
2.1 Description.....	3	6.1.1 Debug trace timing specifications.....	21
2.2 Format.....	3	6.1.2 JTAG electricals.....	21
2.3 Fields.....	3	6.2 System modules.....	24
2.4 Example.....	4	6.3 Clock modules.....	24
3 Terminology and guidelines.....	4	6.3.1 MCG specifications.....	24
3.1 Definition: Operating requirement.....	4	6.3.2 Oscillator electrical specifications.....	27
3.2 Definition: Operating behavior.....	5	6.3.3 32kHz Oscillator Electrical Characteristics.....	29
3.3 Definition: Attribute.....	5	6.4 Memories and memory interfaces.....	30
3.4 Definition: Rating.....	6	6.4.1 Flash (FTFL) electrical specifications.....	30
3.5 Result of exceeding a rating.....	6	6.4.2 EzPort Switching Specifications.....	32
3.6 Relationship between ratings and operating requirements.....	6	6.4.3 Flexbus Switching Specifications.....	32
3.7 Guidelines for ratings and operating requirements.....	7	6.5 Security and integrity modules.....	35
3.8 Definition: Typical value.....	7	6.6 Analog.....	35
3.9 Typical value conditions.....	8	6.6.1 ADC electrical specifications.....	35
4 Ratings.....	8	6.6.2 CMP and 6-bit DAC electrical specifications.....	43
4.1 Thermal handling ratings.....	9	6.6.3 12-bit DAC electrical characteristics.....	46
4.2 Moisture handling ratings.....	9	6.6.4 Voltage reference electrical specifications.....	49
4.3 ESD handling ratings.....	9	6.7 Timers.....	50
4.4 Voltage and current operating ratings.....	9	6.8 Communication interfaces.....	50
5 General.....	10	6.8.1 CAN switching specifications.....	50
5.1 AC electrical characteristics.....	10	6.8.2 DSPI switching specifications (limited voltage range).....	51
5.2 Nonswitching electrical specifications.....	10	6.8.3 DSPI switching specifications (full voltage range).....	52
5.2.1 Voltage and current operating requirements.....	10	6.8.4 I2C switching specifications.....	54
5.2.2 LVD and POR operating requirements.....	12	6.8.5 UART switching specifications.....	54
5.2.3 Voltage and current operating behaviors.....	12	6.8.6 SDHC specifications.....	54
5.2.4 Power mode transition operating behaviors.....	13	6.8.7 I2S switching specifications.....	55
5.2.5 Power consumption operating behaviors.....	14	6.9 Human-machine interfaces (HMI).....	57
5.2.6 EMC radiated emissions operating behaviors.....	17	6.9.1 TSI electrical specifications.....	57
5.2.7 Designing with radiated emissions in mind.....	18	7 Dimensions.....	58
5.2.8 Capacitance attributes.....	18	7.1 Obtaining package dimensions.....	58
5.3 Switching specifications.....	18	8 Pinout.....	59
5.3.1 Device clock specifications.....	18	8.1 K10 Signal Multiplexing and Pin Assignments.....	59
5.3.2 General switching specifications.....	18	8.2 K10 Pinouts.....	63
5.4 Thermal specifications.....	19	9 Revision History.....	64
5.4.1 Thermal operating requirements.....	19		

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to <http://www.freescale.com> and perform a part number search for the following device numbers: PK10 and MK10.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
K##	Kinetis family	<ul style="list-style-type: none"> <li>K10</li> </ul>
A	Key attribute	<ul style="list-style-type: none"> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
M	Flash memory type	<ul style="list-style-type: none"> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>

*Table continues on the next page...*

## Terminology and guidelines

Field	Description	Values
FFF	Program flash memory size	<ul style="list-style-type: none"> <li>• 32 = 32 KB</li> <li>• 64 = 64 KB</li> <li>• 128 = 128 KB</li> <li>• 256 = 256 KB</li> <li>• 512 = 512 KB</li> <li>• 1M0 = 1 MB</li> </ul>
R	Silicon revision	<ul style="list-style-type: none"> <li>• Z = Initial</li> <li>• (Blank) = Main</li> <li>• A = Revision after main</li> </ul>
T	Temperature range (°C)	<ul style="list-style-type: none"> <li>• V = -40 to 105</li> <li>• C = -40 to 85</li> </ul>
PP	Package identifier	<ul style="list-style-type: none"> <li>• FM = 32 QFN (5 mm x 5 mm)</li> <li>• FT = 48 QFN (7 mm x 7 mm)</li> <li>• LF = 48 LQFP (7 mm x 7 mm)</li> <li>• EX = 64 LQFN (9 mm x 9 mm)</li> <li>• LH = 64 LQFP (10 mm x 10 mm)</li> <li>• LK = 80 LQFP (12 mm x 12 mm)</li> <li>• MB = 81 MAPBGA (8 mm x 8 mm)</li> <li>• LL = 100 LQFP (14 mm x 14 mm)</li> <li>• MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>• LQ = 144 LQFP (20 mm x 20 mm)</li> <li>• MD = 144 MAPBGA (13 mm x 13 mm)</li> <li>• MF = 196 MAPBGA (15 mm x 15 mm)</li> <li>• MJ = 256 MAPBGA (17 mm x 17 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	<ul style="list-style-type: none"> <li>• 5 = 50 MHz</li> <li>• 7 = 72 MHz</li> <li>• 10 = 100 MHz</li> <li>• 12 = 120 MHz</li> <li>• 15 = 150 MHz</li> </ul>
N	Packaging type	<ul style="list-style-type: none"> <li>• R = Tape and reel</li> <li>• (Blank) = Trays</li> </ul>

## 2.4 Example

This is an example part number:

MK10DN512ZVMD10

## 3 Terminology and guidelines

## 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

## 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
$I_{WP}$	Digital I/O weak pullup/ pulldown current	10	130	$\mu A$

## 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

## 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 3.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

## 3.5 Result of exceeding a rating



### **3.6 Relationship between ratings and operating requirements**



### **3.7 Guidelines for ratings and operating requirements**

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
  - During normal operation, don't exceed any of the chip's operating requirements.
  - If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
  - Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

### 3.8.1 Example 1


This is an example of an operating behavior that includes a typical value:

## Ratings

Symbol	Description	Min.	Typ.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	µA

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

## 4 Ratings

## 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$T_{STG}$	Storage temperature	-55	150	°C	<a href="#">1</a>
$T_{SDR}$	Solder temperature, lead-free	—	260	°C	<a href="#">2</a>
	Solder temperature, leaded	—	245		

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	<a href="#">1</a>

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	<a href="#">1</a>
$V_{CDM}$	Electrostatic discharge voltage, charged-device model	-500	+500	V	<a href="#">2</a>
$I_{LAT}$	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

## 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
$I_{DD}$	Digital supply current	—	185	mA
$V_{DIO}$	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	5.5	V

Table continues on the next page...

## General


Symbol	Description	Min.	Max.	Unit
$V_{AIO}$	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.8	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

**Figure 1. Input signal measurement reference**

All digital I/O switching characteristics assume:

1. output pins
  - have  $C_L=30\text{pF}$  loads,
  - are configured for fast slew rate (PORTx\_PCRn[SRE]=0), and
  - are configured for high drive strength (PORTx\_PCRn[DSE]=1)
2. input pins
  - have their passive filter disabled (PORTx\_PCRn[PFE]=0)

### 5.2 Nonswitching electrical specifications

## 5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	$V_{DD}$ -to- $V_{DDA}$ differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	$V_{SS}$ -to- $V_{SSA}$ differential voltage	-0.1	0.1	V	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
$V_{IH}$	Input high voltage				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	$0.7 \times V_{DD}$	—	V	
	• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	$0.75 \times V_{DD}$	—	V	
$V_{IL}$	Input low voltage				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	—	$0.3 \times V_{DD}$	V	
$V_{HYS}$	Input hysteresis	$0.06 \times V_{DD}$	—	V	
$I_{ICDIO}$	Digital pin negative DC injection current — single pin				
	• $V_{IN} < V_{SS}-0.3\text{V}$	-5	—	mA	1
$I_{ICAIO}$	Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current — single pin				
	• $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection)	-5	—	mA	3
	• $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection)	—	+5		
$I_{ICcont}$	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
	• Negative current injection	-25	—	mA	
	• Positive current injection	—	+25		
$V_{RAM}$	$V_{DD}$ voltage required to retain RAM	1.2	—	V	
$V_{RFVBAT}$	$V_{BAT}$ voltage required to retain the VBAT register file	$V_{POR\_VBAT}$	—	V	

1. All 5 volt tolerant digital I/O pins are internally clamped to  $V_{SS}$  through a ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  greater than  $V_{DIO\_MIN}$  ( $=V_{SS}-0.3\text{V}$ ) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{DIO\_MIN}-V_{IN})/|I_{ICl}|$ .
2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
3. All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is greater than  $V_{AIO\_MIN}$  ( $=V_{SS}-0.3\text{V}$ ) and  $V_{IN}$  is less than  $V_{AIO\_MAX}$  ( $=V_{DD}+0.3\text{V}$ ) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/|I_{ICl}|$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/|I_{ICl}|$ . Select the larger of these two calculated resistances.

## 5.2.2 LVD and POR operating requirements

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
V <sub>LVW1H</sub>	Low-voltage warning thresholds — high range					1
	• Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	• Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	• Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	• Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	—	±80	—	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
V <sub>LVW1L</sub>	Low-voltage warning thresholds — low range					1
	• Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	• Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	• Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	• Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	—	±60	—	mV	
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

1. Rising thresholds are falling threshold + hysteresis voltage

**Table 3. VBAT power operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

### 5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
$V_{OH}$	Output high voltage — high drive strength				
	<ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}, I_{OH} = -9\text{mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}, I_{OH} = -3\text{mA}</math></li> </ul>	$V_{DD} - 0.5$	—	V	
$V_{OL}$	Output high voltage — low drive strength				
	<ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}, I_{OH} = -2\text{mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}, I_{OH} = -0.6\text{mA}</math></li> </ul>	$V_{DD} - 0.5$	—	V	
$I_{OHT}$	Output high current total for all ports	—	100	mA	
$V_{OL}$	Output low voltage — high drive strength				
	<ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}, I_{OL} = 9\text{mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}, I_{OL} = 3\text{mA}</math></li> </ul>	—	0.5	V	
$I_{OLT}$	Output low voltage — low drive strength				
	<ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}, I_{OL} = 2\text{mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}, I_{OL} = 0.6\text{mA}</math></li> </ul>	—	0.5	V	
$I_{OLT}$	Output low current total for all ports	—	100	mA	
$I_{IN}$	Input leakage current (per pin) for full temperature range	—	1	$\mu\text{A}$	1
$I_{IN}$	Input leakage current (per pin) at $25^\circ\text{C}$	—	0.025	$\mu\text{A}$	1
$I_{OZ}$	Hi-Z (off-state) leakage current (per pin)	—	1	$\mu\text{A}$	
$R_{PU}$	Internal pullup resistors	20	50	$\text{k}\Omega$	2
$R_{PD}$	Internal pulldown resistors	20	50	$\text{k}\Omega$	3

1. Measured at  $V_{DD}=3.6\text{V}$
2. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{SS}$
3. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{DD}$

### 5.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and  $VLLSx \rightarrow RUN$  recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz

**Table 5. Power mode transition operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$t_{POR}$	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	—	300	μs	1
	• VLLS1 → RUN	—	112	μs	
	• VLLS2 → RUN	—	74	μs	
	• VLLS3 → RUN	—	73	μs	
	• LLS → RUN	—	5.9	μs	
	• VLPS → RUN	—	5.8	μs	
	• STOP → RUN	—	4.2	μs	

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DDA}$	Analog supply current	—	—	See note	mA	1
$I_{DD\_RUN}$	Run mode current — all peripheral clocks disabled, code executing from flash	—	—	—	—	2
	• @ 1.8V	—	45	70	mA	
	• @ 3.0V	—	47	72	mA	
$I_{DD\_RUN}$	Run mode current — all peripheral clocks enabled, code executing from flash	—	—	—	—	3, 4
	• @ 1.8V	—	61	85	mA	
	• @ 3.0V	—	63	71	mA	
	• @ 25°C	—	72	87	mA	
	• @ 125°C	—	—	—	—	
$I_{DD\_WAIT}$	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	—	35	—	mA	2
$I_{DD\_WAIT}$	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	15	—	mA	5
$I_{DD\_VLPR}$	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	—	N/A	—	mA	6

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	—	N/A	—	mA	7
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	—	N/A	—	mA	8
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	0.59 2.26 5.94	1.4 7.9 19.2	mA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	93 520 1350	435 2000 4000	µA	
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	4.8 28 126	20 68 270	µA	9
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	3.1 17 82	8.9 35 148	µA	9
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	2.2 7.1 41	5.4 12.5 125	µA	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	2.1 6.2 30	7.6 13.5 46	µA	
I <sub>DD_VBAT</sub>	Average current with RTC and 32kHz disabled at 3.0 V • @ -40 to 25°C • @ 70°C • @ 105°C	— — —	0.33 0.60 1.97	0.39 0.78 2.9	µA	

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**


Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers <ul style="list-style-type: none"> <li>• @ 1.8V               <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> <li>• @ 3.0V               <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> </ul>	—	0.71	0.81	µA	10
		—	1.01	1.3	µA	
		—	2.82	4.3	µA	
		—	0.84	0.94	µA	
		—	1.17	1.5	µA	
		—	3.16	4.6	µA	

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
4. Max values are measured with CPU executing DSP instructions.
5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
6. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
7. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
9. Data reflects devices with 128 KB of RAM.
10. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL



**Figure 2. Run mode supply current vs. core frequency**

### 5.2.6 EMC radiated emissions operating behaviors

**Table 7. EMC radiated emissions operating behaviors for 144LQFP**

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
$V_{RE1}$	Radiated emissions voltage, band 1	0.15–50	23	$\text{dB}\mu\text{V}$	1, 2
$V_{RE2}$	Radiated emissions voltage, band 2	50–150	27	$\text{dB}\mu\text{V}$	
$V_{RE3}$	Radiated emissions voltage, band 3	150–500	28	$\text{dB}\mu\text{V}$	
$V_{RE4}$	Radiated emissions voltage, band 4	500–1000	14	$\text{dB}\mu\text{V}$	
$V_{RE\_IEC}$	IEC level	0.15–1000	K	—	2, 3

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

## General

2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $f_{OSC} = 12 \text{ MHz}$  (crystal),  $f_{SYS} = 96 \text{ MHz}$ ,  $f_{BUS} = 48 \text{ MHz}$
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to <http://www.freescale.com>.
2. Perform a keyword search for “EMC design.”

## 5.2.8 Capacitance attributes

**Table 8. Capacitance attributes**

Symbol	Description	Min.	Max.	Unit
$C_{IN\_A}$	Input capacitance: analog pins	—	7	pF
$C_{IN\_D}$	Input capacitance: digital pins	—	7	pF

## 5.3 Switching specifications

### 5.3.1 Device clock specifications

**Table 9. Device clock specifications**

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode					
$f_{SYS}$	System and core clock	—	100	MHz	
$f_{BUS}$	Bus clock	—	50	MHz	
$FB\_CLK$	FlexBus clock	—	50	MHz	
$f_{FLASH}$	Flash clock	—	25	MHz	
$f_{LPTMR}$	LPTMR clock	—	25	MHz	

### 5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CAN, CMT, and I<sup>2</sup>C signals.

**Table 10. General switching specifications**

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	—	ns	2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	16	—	ns	2
	External reset pulse width (digital glitch filter disabled)	100	—	ns	2
	Mode select (EZP_CS) hold time after reset deassertion	2	—	Bus clock cycles	
	Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>	—	12	ns	3
	Port rise and fall time (low drive strength) <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>	—	6	ns	
	Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>	—	36	ns	
	Port rise and fall time (low drive strength) <ul style="list-style-type: none"> <li>• Slew disabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled               <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul>	—	24	ns	

1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. 75pF load
4. 15pF load

## 5.4 Thermal specifications

### 5.4.1 Thermal operating requirements

**Table 11. Thermal operating requirements**

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

### 5.4.2 Thermal attributes

Board type	Symbol	Description	100 LQFP	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	47	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	35	°C/W	1
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	37	°C/W	1
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	29	°C/W	1
—	$R_{\theta JB}$	Thermal resistance, junction to board	20	°C/W	2
—	$R_{\theta JC}$	Thermal resistance, junction to case	9	°C/W	3
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	2	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

## 6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
$T_{cyc}$	Clock period		Frequency dependent	MHz
$T_{wl}$	Low pulse width	2	—	ns
$T_{wh}$	High pulse width	2	—	ns
$T_r$	Clock and data rise time	—	3	ns
$T_f$	Clock and data fall time	—	3	ns
$T_s$	Data setup	3	—	ns
$T_h$	Data hold	2	—	ns




Figure 3. TRACE\_CLKOUT specifications




Figure 4. Trace data specifications

## 6.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	• Boundary Scan	0	10	
	• JTAG and CJTAG	0	25	
	• Serial Wire Debug	0	50	

Table continues on the next page...

**Table 13. JTAG limited voltage range electricals (continued)**

Symbol	Description	Min.	Max.	Unit
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width			
	• Boundary Scan	50	—	ns
	• JTAG and CJTAG	20	—	ns
	• Serial Wire Debug	10	—	ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	0	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	—	ns
J11	TCLK low to TDO data valid	—	17	ns
J12	TCLK low to TDO high-Z	—	17	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	—	ns



**Table 14. JTAG full voltage range electricals**

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	• Boundary Scan	0	10	
	• JTAG and CJTAG	0	20	
	• Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width			
	• Boundary Scan	50	—	ns
	• JTAG and CJTAG	25	—	ns
	• Serial Wire Debug	12.5	—	ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	0	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns

Table continues on the next page...

**Table 14. JTAG full voltage range electricals (continued)**

Symbol	Description	Min.	Max.	Unit
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	—	ns
J11	TCLK low to TDO data valid	—	22.1	ns
J12	TCLK low to TDO high-Z	—	22.1	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	—	ns

**Figure 5. Test clock input timing****Figure 6. Boundary scan (JTAG) timing**




Figure 7. Test Access Port timing




Figure 8. TRST timing

## 6.2 System modules

There are no specifications necessary for the device's system modules.

## 6.3 Clock modules

### 6.3.1 MCG specifications

**Table 15. MCG specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{ints\_ft}$	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	—	32.768	—	kHz	
$f_{ints\_t}$	Internal reference frequency (slow clock) — user trimmed	31.25	—	38.2	kHz	
$I_{ints}$	Internal reference (slow clock) current	—	20	—	μA	
$\Delta f_{dco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	—	± 0.3	± 0.6	% $f_{dco}$	1
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	—	± 1.5	± 4.5	% $f_{dco}$	1
$f_{intf\_ft}$	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	—	4	—	MHz	
$f_{intf\_t}$	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	—	5	MHz	
$I_{intf}$	Internal reference (fast clock) current	—	25	—	μA	
$f_{loc\_low}$	Loss of external clock minimum frequency — RANGE = 00	(3/5) x $f_{ints\_t}$	—	—	kHz	
$f_{loc\_high}$	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x $f_{ints\_t}$	—	—	kHz	
<b>FLL</b>						
$f_{fill\_ref}$	FLL reference frequency range	31.25	—	39.0625	kHz	
$f_{dco}$	DCO output frequency range	Low range (DRS=00) 640 × $f_{fill\_ref}$	20	20.97	25	MHz
		Mid range (DRS=01) 1280 × $f_{fill\_ref}$	40	41.94	50	MHz
		Mid-high range (DRS=10) 1920 × $f_{fill\_ref}$	60	62.91	75	MHz
		High range (DRS=11) 2560 × $f_{fill\_ref}$	80	83.89	100	MHz

Table continues on the next page...

**Table 15. MCG specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{dco\_t\_DMX3\_2}$	DCO output frequency	—	23.99	—	MHz	4, 5
		—	732 $\times f_{fill\_ref}$	—	MHz	
		—	47.97	—	MHz	
		—	71.99	—	MHz	
$J_{cyc\_fill}$	FLL period jitter	—	180	—	ps	
		—	150	—	ps	
$t_{fill\_acquire}$	FLL target frequency acquisition time	—	—	1	ms	6
<b>PLL</b>						
$f_{vco}$	VCO operating frequency	48.0	—	100	MHz	
$I_{pll}$	PLL operating current • PLL @ 96 MHz ( $f_{osc\_hi\_1} = 8$ MHz, $f_{pll\_ref} = 2$ MHz, VDIV multiplier = 48)	—	1060	—	$\mu A$	7
$I_{pll}$	PLL operating current • PLL @ 48 MHz ( $f_{osc\_hi\_1} = 8$ MHz, $f_{pll\_ref} = 2$ MHz, VDIV multiplier = 24)	—	600	—	$\mu A$	7
$f_{pll\_ref}$	PLL reference frequency range	2.0	—	4.0	MHz	
$J_{cyc\_pll}$	PLL period jitter (RMS) • $f_{vco} = 48$ MHz • $f_{vco} = 100$ MHz	—	120	—	ps	8
		—	50	—	ps	
$J_{acc\_pll}$	PLL accumulated jitter over 1 $\mu s$ (RMS) • $f_{vco} = 48$ MHz • $f_{vco} = 100$ MHz	—	1350	—	ps	8
		—	600	—	ps	
$D_{lock}$	Lock entry frequency tolerance	$\pm 1.49$	—	$\pm 2.98$	%	
$D_{unl}$	Lock exit frequency tolerance	$\pm 4.47$	—	$\pm 5.97$	%	
$t_{pll\_lock}$	Lock detector detection time	—	—	$150 \times 10^{-6}$ $+ 1075(1/f_{pll\_ref})$	s	9

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.

6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
9. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

#### 6.3.2.1 Oscillator DC electrical specifications

Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	—	3.6	V	
$I_{DDOSC}$	Supply current — low-power mode (HGO=0)					
	• 32 kHz	—	500	—	nA	
	• 4 MHz	—	200	—	μA	
	• 8 MHz (RANGE=01)	—	300	—	μA	
	• 16 MHz	—	950	—	μA	
	• 24 MHz	—	1.2	—	mA	
	• 32 MHz	—	1.5	—	mA	
$I_{DDOSC}$	Supply current — high gain mode (HGO=1)					
	• 32 kHz	—	25	—	μA	
	• 4 MHz	—	400	—	μA	
	• 8 MHz (RANGE=01)	—	500	—	μA	
	• 16 MHz	—	2.5	—	mA	
	• 24 MHz	—	3	—	mA	
	• 32 MHz	—	4	—	mA	
$C_x$	EXTAL load capacitance	—	—	—		2, 3
$C_y$	XTAL load capacitance	—	—	—		2, 3

Table continues on the next page...

**Table 16. Oscillator DC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$R_F$	Feedback resistor — low-frequency, low-power mode (HGO=0)	—	—	—	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	—	—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	—	MΩ	
$R_S$	Series resistor — low-frequency, low-power mode (HGO=0)	—	—	—	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200	—	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	—	—	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)	—	0	—	kΩ	
$V_{pp}^5$	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	—	V <sub>DD</sub>	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	—	V <sub>DD</sub>	—	V	

1.  $V_{DD}=3.3$  V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3.  $C_x, C_y$  can be provided by using either the integrated capacitors or by using external components.
4. When low power mode is selected,  $R_F$  is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.2.2 Oscillator frequency specifications

**Table 17. Oscillator frequency specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{osc\_lo}$	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	—	40	kHz	

*Table continues on the next page...*

**Table 17. Oscillator frequency specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{osc\_hi\_1}$	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3	—	8	MHz	
$f_{osc\_hi\_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
$f_{ec\_extal}$	Input clock frequency (external clock mode)	—	—	50	MHz	<a href="#">1, 2</a>
$t_{dc\_extal}$	Input clock duty cycle (external clock mode)	40	50	60	%	
$t_{cst}$	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750	—	ms	<a href="#">3, 4</a>
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	—	0.6	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### 6.3.3 32kHz Oscillator Electrical Characteristics

This section describes the module electrical characteristics.

#### 6.3.3.1 32kHz oscillator DC electrical specifications

**Table 18. 32kHz oscillator DC electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit
$V_{BAT}$	Supply voltage	1.71	—	3.6	V
$R_F$	Internal feedback resistor	—	100	—	MΩ
$C_{para}$	Parasitical capacitance of EXTAL32 and XTAL32	—	5	7	pF
$C_{load}$	Internal load capacitance (programmable)	—	15	—	pF
$V_{pp}$ <sup>1</sup>	Peak-to-peak amplitude of oscillation	—	0.6	—	V

1. The EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.3.2 32kHz oscillator frequency specifications

Table 19. 32kHz oscillator frequency specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{osc\_lo}$	Oscillator crystal	—	32.768	—	kHz	
$t_{start}$	Crystal start-up time	—	1000	—	ms	1

- Proper PC board layout procedures must be followed to achieve specifications.

## 6.4 Memories and memory interfaces

### 6.4.1 Flash (FTFL) electrical specifications

This section describes the electrical characteristics of the FTFL module.

#### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 20. NVM program/erase timing specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{hvpgm4}$	Longword Program high-voltage time	—	7.5	18	μs	
$t_{hversscr}$	Sector Erase high-voltage time	—	13	113	ms	1
$t_{hversblk256k}$	Erase Block high-voltage time for 256 KB	—	416	3616	ms	1

- Maximum time based on expectations at cycling end-of-life.

#### 6.4.1.2 Flash timing specifications — commands

Table 21. Flash command timing specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1blk256k}$	Read 1s Block execution time • 256 KB program/data flash	—	—	1.7	ms	
$t_{rd1sec2k}$	Read 1s Section execution time (flash sector)	—	—	60	μs	1
$t_{pgmchk}$	Program Check execution time	—	—	45	μs	1
$t_{rdrsrc}$	Read Resource execution time	—	—	30	μs	1
$t_{pgm4}$	Program Longword execution time	—	65	145	μs	

Table continues on the next page...

**Table 21. Flash command timing specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{ersblk256k}$	Erase Flash Block execution time • 256 KB program/data flash	—	435	3700	ms	2
$t_{ersscr}$	Erase Flash Sector execution time	—	14	114	ms	2
$t_{pgmsec512}$	Program Section execution time • 512 B flash	—	2.4	—	ms	
$t_{pgmsec1k}$	• 1 KB flash	—	4.7	—	ms	
$t_{pgmsec2k}$	• 2 KB flash	—	9.3	—	ms	
$t_{rd1all}$	Read 1s All Blocks execution time	—	—	1.8	ms	
$t_{rdonce}$	Read Once execution time	—	—	25	$\mu s$	1
$t_{pgmonce}$	Program Once execution time	—	65	—	$\mu s$	
$t_{ersall}$	Erase All Blocks execution time	—	870	7400	ms	2
$t_{vfykey}$	Verify Backdoor Access Key execution time	—	—	30	$\mu s$	1
$t_{swapx01}$	Swap Control execution time • control code 0x01	—	200	—	$\mu s$	
$t_{swapx02}$	• control code 0x02	—	70	150	$\mu s$	
$t_{swapx04}$	• control code 0x04	—	70	150	$\mu s$	
$t_{swapx08}$	• control code 0x08	—	—	30	$\mu s$	

1. Assumes 25MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

#### 6.4.1.3 Flash (FTFL) current and power specifications

**Table 22. Flash (FTFL) current and power specifications**

Symbol	Description	Typ.	Unit
$I_{DD\_PGM}$	Worst case programming current in program flash	10	mA

#### 6.4.1.4 Reliability specifications

**Table 23. NVM reliability specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
Program Flash						
$t_{nvmretp10k}$	Data retention after up to 10 K cycles	5	50	—	years	2
$t_{nvmretp1k}$	Data retention after up to 1 K cycles	10	100	—	years	2
$t_{nvmretp100}$	Data retention after up to 100 cycles	15	100	—	years	2
$n_{nvmcyccp}$	Cycling endurance	10 K	35 K	—	cycles	3

## Peripheral operating requirements and behaviors

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology.
2. Data retention is based on  $T_{avg} = 55^{\circ}\text{C}$  (temperature profile over the lifetime of the application).
3. Cycling endurance represents number of program/erase cycles at  $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$ .

## 6.4.2 EzPort Switching Specifications

Table 24. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	—	$f_{\text{SYS}}/2$	MHz
EP1a	EZP_CK frequency of operation (READ command)	—	$f_{\text{SYS}}/8$	MHz
EP2	EZP_CS negation to next EZP_CS assertion	$2 \times t_{\text{EZP\_CK}}$	—	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	—	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	—	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	—	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	—	ns
EP7	EZP_CK low to EZP_Q output valid	—	16	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	—	ns
EP9	EZP_CS negation to EZP_Q tri-state	—	12	ns




Figure 9. EzPort Timing Diagram

### 6.4.3 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

**Table 25. Flexbus limited voltage range switching specifications**

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	—	FB_CLK	MHz	
FB1	Clock period	20	—	ns	
FB2	Address, data, and control output valid	—	11.5	ns	<a href="#">1</a>
FB3	Address, data, and control output hold	0.5	—	ns	<a href="#">1</a>
FB4	Data and $\overline{\text{FB\_TA}}$ input setup	8.5	—	ns	<a href="#">2</a>
FB5	Data and $\overline{\text{FB\_TA}}$ input hold	0.5	—	ns	<a href="#">2</a>

1. Specification is valid for all FB\_AD[31:0], FB\_BE/BWE<sub>n</sub>, FB\_CS<sub>n</sub>, FB\_OE, FB\_R/W, FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .

**Table 26. Flexbus full voltage range switching specifications**

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	—	FB_CLK	MHz	
FB1	Clock period	1/FB_CLK	—	ns	
FB2	Address, data, and control output valid	—	13.5	ns	<a href="#">1</a>
FB3	Address, data, and control output hold	0	—	ns	<a href="#">1</a>
FB4	Data and $\overline{\text{FB\_TA}}$ input setup	13.7	—	ns	<a href="#">2</a>
FB5	Data and $\overline{\text{FB\_TA}}$ input hold	0.5	—	ns	<a href="#">2</a>

1. Specification is valid for all FB\_AD[31:0], FB\_BE/BWE<sub>n</sub>, FB\_CS<sub>n</sub>, FB\_OE, FB\_R/W, FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .




Figure 10. FlexBus read timing diagram




Figure 11. FlexBus write timing diagram

## 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 6.6 Analog

## 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 27](#) and [Table 28](#) are achievable on the differential pins ADC<sub>x</sub>\_DP0, ADC<sub>x</sub>\_DM0, ADC<sub>x</sub>\_DP1, ADC<sub>x</sub>\_DM1, ADC<sub>x</sub>\_DP3, and ADC<sub>x</sub>\_DM3.

The ADC<sub>x</sub>\_DP2 and ADC<sub>x</sub>\_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in [Table 29](#) and [Table 30](#).

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

### 6.6.1.1 16-bit ADC operating conditions

**Table 27. 16-bit ADC operating conditions**


Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	
ΔV <sub>DDA</sub>	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDA</sub> )	-100	0	+100	mV	<a href="#">2</a>
ΔV <sub>SSA</sub>	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> )	-100	0	+100	mV	<a href="#">2</a>
V <sub>REFH</sub>	ADC reference voltage high		1.13	V <sub>DDA</sub>	V <sub>DDA</sub>	V	
V <sub>REFL</sub>	Reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
C <sub>ADIN</sub>	Input capacitance	<ul style="list-style-type: none"> <li>• 16 bit modes</li> <li>• 8/10/12 bit modes</li> </ul>	—	8	10	pF	
—	—	—	—	4	5		
R <sub>ADIN</sub>	Input resistance		—	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance	13/12 bit modes f <sub>ADCK</sub> < 4MHz	—	—	5	kΩ	<a href="#">3</a>
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13 bit modes	1.0	—	18.0	MHz	<a href="#">4</a>
f <sub>ADCK</sub>	ADC conversion clock frequency	16 bit modes	2.0	—	12.0	MHz	<a href="#">4</a>

*Table continues on the next page...*

**Table 27. 16-bit ADC operating conditions (continued)**

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$C_{rate}$	ADC conversion rate	$\leq 13$ bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	—	818.330	Ksps	5
$C_{rate}$	ADC conversion rate	16 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	—	461.467	Ksps	5

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp =  $25^\circ\text{C}$ ,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has  $<8 \Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $<1$  ns.
4. To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.
5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool: [http://cache.freescale.com/files/soft\\_dev\\_tools/software/app\\_software/converters/ADC\\_CALCULATOR\\_CNV.zip?fpst=1](http://cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpst=1)

**Figure 12. ADC input impedance equivalency diagram**

**6.6.1.2 16-bit ADC electrical characteristics****Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$I_{DDA\_ADC}$	Supply current		0.215	—	1.7	mA	<sup>3</sup>
$f_{ADACK}$	ADC asynchronous clock source	<ul style="list-style-type: none"> <li>• ADLPC=1, ADHSC=0</li> <li>• ADLPC=1, ADHSC=1</li> <li>• ADLPC=0, ADHSC=0</li> <li>• ADLPC=0, ADHSC=1</li> </ul>	1.2 3.0 2.4 4.4	2.4 4.0 5.2 6.2	3.9 7.3 6.1 9.5	MHz MHz MHz MHz	$t_{ADACK} = 1/f_{ADACK}$
	Sample Time	See Reference Manual chapter for sample times					
TUE	Total unadjusted error	<ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>	— —	$\pm 4$ $\pm 1.4$	$\pm 6.8$ $\pm 2.1$	LSB <sup>4</sup>	<sup>5</sup>
DNL	Differential non-linearity	<ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>	— —	$\pm 0.7$ $\pm 0.2$	-1.1 to +1.9 -0.3 to 0.5	LSB <sup>4</sup>	<sup>5</sup>
INL	Integral non-linearity	<ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>	— —	$\pm 1.0$ $\pm 0.5$	-2.7 to +1.9 -0.7 to +0.5	LSB <sup>4</sup>	<sup>5</sup>
$E_{FS}$	Full-scale error	<ul style="list-style-type: none"> <li>• 12 bit modes</li> <li>• &lt;12 bit modes</li> </ul>	— —	-4 -1.4	-5.4 -1.8	LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}$ <sup>5</sup>
$E_Q$	Quantization error	<ul style="list-style-type: none"> <li>• 16 bit modes</li> <li>• ≤13 bit modes</li> </ul>	— —	-1 to 0 —	— $\pm 0.5$	LSB <sup>4</sup>	
ENOB	Effective number of bits	16 bit differential mode <ul style="list-style-type: none"> <li>• Avg=32</li> <li>• Avg=4</li> </ul> 16 bit single-ended mode <ul style="list-style-type: none"> <li>• Avg=32</li> <li>• Avg=4</li> </ul>	12.8 11.9 12.2 11.4	14.5 13.8 13.9 13.1	— — — —	bits bits bits bits	<sup>6</sup>
SINAD	Signal-to-noise plus distortion	See ENOB	$6.02 \times ENOB + 1.76$			dB	
THD	Total harmonic distortion	16 bit differential mode <ul style="list-style-type: none"> <li>• Avg=32</li> </ul> 16 bit single-ended mode <ul style="list-style-type: none"> <li>• Avg=32</li> </ul>	— —	-94 -85	— —	dB dB	<sup>7</sup>


Table continues on the next page...

**Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
SFDR	Spurious free dynamic range	16 bit differential mode • Avg=32	82	95	—	dB	<sup>7</sup>
		16 bit single-ended mode • Avg=32	78	90	—	dB	
E <sub>IL</sub>	Input leakage error			$I_{in} \times R_{AS}$		mV	$I_{in}$ = leakage current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	−40°C to 105°C		—	1.715	—	mV/°C
V <sub>TEMP25</sub>	Temp sensor voltage	25°C		—	719	—	mV


1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1MHz ADC conversion clock speed.
4.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock <16MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock <12MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock <12MHz.

**Typical ADC 16-bit Differential ENOB vs ADC Clock  
100Hz, 90% FS Sine Input**



**Figure 13. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**

**Typical ADC 16-bit Single-Ended ENOB vs ADC Clock  
100Hz, 90% FS Sine Input**



**Figure 14. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode**

### 6.6.1.3 16-bit ADC with PGA operating conditions

Table 29. 16-bit ADC with PGA operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	—	3.6	V	
$V_{REFPGA}$	PGA ref voltage		$V_{REF\_OUT}$	$V_{REF\_OUT}$	$V_{REF\_OUT}$	V	<sup>2, 3</sup>
$V_{ADIN}$	Input voltage		$V_{SSA}$	—	$V_{DDA}$	V	
$V_{CM}$	Input Common Mode range		$V_{SSA}$	—	$V_{DDA}$	V	
$R_{PGAD}$	Differential input impedance	Gain = 1, 2, 4, 8	—	128	—	kΩ	<sup>4</sup> IN+ to IN-
		Gain = 16, 32	—	64	—		
		Gain = 64	—	32	—		
$R_{AS}$	Analog source resistance		—	100	—	Ω	<sup>5</sup>
$T_S$	ADC sampling time		1.25	—	—	μs	<sup>6</sup>
$C_{rate}$	ADC conversion rate	≤ 13 bit modes No ADC hardware averaging Continuous conversions enabled Peripheral clock = 50 MHz	18.484	—	450	Ksps	<sup>7</sup>
		16 bit modes No ADC hardware averaging Continuous conversions enabled Peripheral clock = 50 MHz	37.037	—	250	Ksps	<sup>8</sup>

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 6$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREF\_OUT)
3. PGA reference is internally connected to the VREF\_OUT pin. If the user wishes to drive VREF\_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedance of the driven input is  $R_{PGAD}/2$
5. The analog source resistance ( $R_{AS}$ ), external to MCU, should be kept as minimum as possible. Increased  $R_{AS}$  causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25μs time should be allowed for  $F_{in}=4$  kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

**6.6.1.4 16-bit ADC with PGA characteristics****Table 30. 16-bit ADC with PGA characteristics**

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>DDA_PGA</sub>	Supply current	Low power (ADC_PGA[PGALPb]=0)	—	420	644	µA	<a href="#">2</a>
I <sub>DC_PGA</sub>	Input DC current		$\frac{2}{R_{PGAD}} \left( \frac{(V_{REFPGA} \times 0.583) - V_{CM}}{\text{Gain} + 1} \right)$	A			<a href="#">3</a>
		Gain = 1, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.5V	—	1.54	—	µA	
		Gain = 64, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.1V	—	0.57	—	µA	
G	Gain <sup>4</sup>	<ul style="list-style-type: none"> <li>PGAG=0</li> <li>PGAG=1</li> <li>PGAG=2</li> <li>PGAG=3</li> <li>PGAG=4</li> <li>PGAG=5</li> <li>PGAG=6</li> </ul>	0.95 1.9 3.8 7.6 15.2 30.0 58.8	1 2 4 8 16 31.6 63.3	1.05 2.1 4.2 8.4 16.6 33.2 67.8		R <sub>AS</sub> < 100Ω
BW	Input signal bandwidth	<ul style="list-style-type: none"> <li>16-bit modes</li> <li>&lt; 16-bit modes</li> </ul>	— —	— —	4 40	kHz kHz	
PSRR	Power supply rejection ratio	Gain=1	—	-84	—	dB	V <sub>DDA</sub> = 3V ±100mV, f <sub>VDDA</sub> = 50Hz, 60Hz
CMRR	Common mode rejection ratio	<ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>	— —	-84 -85	— —	dB dB	V <sub>CM</sub> = 500mVpp, f <sub>VCM</sub> = 50Hz, 100Hz
V <sub>OFS</sub>	Input offset voltage		—	0.2	—	mV	Output offset = V <sub>OFS</sub> *(Gain+1)
T <sub>GSW</sub>	Gain switching settling time		—	—	10	µs	<a href="#">5</a>
E <sub>IL</sub>	Input leakage error	All modes	I <sub>In</sub> × R <sub>AS</sub>			mV	I <sub>In</sub> = leakage current (refer to the MCU's voltage and current operating ratings)
V <sub>PP,DIFF</sub>	Maximum differential input signal swing		$\left( \frac{(\min(V_X V_{DDA}) - V_X) - 0.2) \times 4}{\text{Gain}} \right)$ where V <sub>X</sub> = V <sub>REFPGA</sub> × 0.583			V	<a href="#">6</a>

Table continues on the next page...

**Table 30. 16-bit ADC with PGA characteristics (continued)**

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
SNR	Signal-to-noise ratio	• Gain=1 • Gain=64	80 52	90 66	— —	dB dB	16-bit differential mode, Average=32
THD	Total harmonic distortion	• Gain=1 • Gain=64	85 49	100 95	— —	dB dB	16-bit differential mode, Average=32, f <sub>in</sub> =100Hz
SFDR	Spurious free dynamic range	• Gain=1 • Gain=64	85 53	105 88	— —	dB dB	16-bit differential mode, Average=32, f <sub>in</sub> =100Hz
ENOB	Effective number of bits	• Gain=1, Average=4 • Gain=64, Average=4 • Gain=1, Average=32 • Gain=2, Average=32 • Gain=4, Average=32 • Gain=8, Average=32 • Gain=16, Average=32 • Gain=32, Average=32 • Gain=64, Average=32	11.6 7.2 12.8 11.0 7.9 7.3 6.8 6.8 7.5	13.4 9.6 14.5 14.3 13.8 13.1 12.5 11.5 10.6	— — — — — — — — —	bits bits bits bits bits bits bits bits bits	16-bit differential mode, f <sub>in</sub> =100Hz
SINAD	Signal-to-noise plus distortion ratio	See ENOB	6.02 × ENOB + 1.76			dB	

1. Typical values assume V<sub>DDA</sub> =3.0V, Temp=25°C, f<sub>ADCK</sub>=6MHz unless otherwise stated.
2. This current is a PGA module adder, in addition to and ADC conversion currents.
3. Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V<sub>CM</sub>) and the PGA gain.
4. Gain = 2<sup>PGAG</sup>
5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

## 6.6.2 CMP and 6-bit DAC electrical specifications

**Table 31. Comparator and 6-bit DAC electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	—	—	200	μA

Table continues on the next page...

**Table 31. Comparator and 6-bit DAC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit
$I_{DDLS}$	Supply current, low-speed mode (EN=1, PMODE=0)	—	—	20	$\mu A$
$V_{AIN}$	Analog input voltage	$V_{SS} - 0.3$	—	$V_{DD}$	V
$V_{AIO}$	Analog input offset voltage	—	—	20	mV
$V_H$	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	—	5	—	mV
	• CR0[HYSTCTR] = 01	—	10	—	mV
	• CR0[HYSTCTR] = 10	—	20	—	mV
	• CR0[HYSTCTR] = 11	—	30	—	mV
$V_{CMPOh}$	Output high	$V_{DD} - 0.5$	—	—	V
$V_{CMPOl}$	Output low	—	—	0.5	V
$t_{DHS}$	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
$t_{DLS}$	Propagation delay, low-speed mode (EN=1, PMODE=0)	120	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	—	—	40	$\mu s$
$I_{DAC6b}$	6-bit DAC current adder (enabled)	—	7	—	$\mu A$
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}-0.6V$ .
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$




Figure 15. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)




Figure 16. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

### 6.6.3 12-bit DAC electrical characteristics

#### 6.6.3.1 12-bit DAC operating requirements

Table 32. 12-bit DAC operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
$V_{DACP}$	Reference voltage	1.13	3.6	V	1
$T_A$	Temperature	-40	105	°C	
$C_L$	Output load capacitance	—	100	pF	2
$I_L$	Output load current	—	1	mA	

1. The DAC reference can be selected to be VDDA or the voltage output of the VREF module (VREF\_OUT)
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

### 6.6.3.2 12-bit DAC operating behaviors


Table 33. 12-bit DAC operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DDA_DACL_P</sub>	Supply current — low-power mode	—	—	150	μA	
I <sub>DDA_DAC_HP</sub>	Supply current — high-speed mode	—	—	700	μA	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	1
t <sub>CCDACL_P</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	—	—	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF	V <sub>DACR</sub> -100	—	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	—	—	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	—	—	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	—	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	—	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> > = 2.4 V	60		90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	—	3.7	—	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	—	0.000421	—	%FSR/C	
R <sub>op</sub>	Output resistance load = 3 kΩ	—	—	250	Ω	
SR	Slew rate -80h → F7Fh → 80h • High power (SP <sub>HP</sub> ) • Low power (SP <sub>LP</sub> )	1.2 0.05	1.7 0.12	— —	V/μs	
CT	Channel to channel cross talk	—	—	-80	dB	
BW	3dB bandwidth • High power (SP <sub>HP</sub> ) • Low power (SP <sub>LP</sub> )	550 40	— —	— —	kHz	


- Settling within ±1 LSB
- The INL is measured for 0+100mV to V<sub>DACR</sub>-100 mV
- The DNL is measured for 0+100 mV to V<sub>DACR</sub>-100 mV
- The DNL is measured for 0+100mV to V<sub>DACR</sub>-100 mV with V<sub>DDA</sub> > 2.4V
- Calculated by a best fit curve from V<sub>SS</sub>+100 mV to V<sub>DACR</sub>-100 mV

## Peripheral operating requirements and behaviors

6. VDDA = 3.0V, reference select set for VDDA (DACx\_CO:DACRFS = 1), high power mode(DACx\_C0:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C



**Figure 17. Typical INL error vs. digital code**

**Figure 18. Offset at half scale vs. temperature**

#### 6.6.4 Voltage reference electrical specifications

**Table 34. VREF full-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
$T_A$	Temperature	-40	105	°C	
$C_L$	Output load capacitance		100	nF	1

1.  $C_L$  must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.

**Table 35. VREF full-range operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25C	1.1965	1.2	1.2027	V	
$V_{out}$	Voltage reference output with— factory trim	1.1584	—	1.2376	V	
$V_{step}$	Voltage reference trim step	—	0.5	—	mV	
$V_{tdrift}$	Temperature drift (Vmax -Vmin across the full temperature range)	—	—	80	mV	
$I_{bg}$	Bandgap only (MODE_LV = 00) current	—	—	80	$\mu A$	
$I_{tr}$	Tight-regulation buffer (MODE_LV =10) current	—	—	1.1	mA	
$\Delta V_{LOAD}$	Load regulation (MODE_LV = 10)	—	2	—	mV	1
	• current = + 1.0 mA	—	5	—		
	• current = - 1.0 mA	—				
$T_{stup}$	Buffer startup time	—	—	100	$\mu s$	
$V_{vdrift}$	Voltage drift (Vmax -Vmin across the full voltage range) (MODE_LV = 10, REGEN = 1)	—	2	—	mV	

1. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 36. VREF limited-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$T_A$	Temperature	0	50	$^{\circ}C$	

**Table 37. VREF limited-range operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim	1.173	1.225	V	

## 6.7 Timers

See [General switching specifications](#).

## 6.8 Communication interfaces

### 6.8.1 CAN switching specifications

See [General switching specifications](#).


## 6.8.2 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 38. Master mode DSPI timing (limited voltage range)**

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	—	25	MHz	
DS1	DSPI_SCK output cycle time	$2 \times t_{BUS}$	—	ns	
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 2$	—	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 2$	—	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	—	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	


1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 19. DSPI classic SPI timing — master mode**

**Table 39. Slave mode DSPI timing (limited voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		12.5	MHz
DS9	DSPI_SCK input cycle time	$4 \times t_{BUS}$	—	ns
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	10	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	14	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	14	ns

**Figure 20. DSPI classic SPI timing — slave mode**

### 6.8.3 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 40. Master mode DSPI timing (full voltage range)**


Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	<a href="#">1</a>
	Frequency of operation	—	12.5	MHz	

*Table continues on the next page...*

**Table 40. Master mode DSPI timing (full voltage range) (continued)**

Num	Description	Min.	Max.	Unit	Notes
DS1	DSPI_SCK output cycle time	$4 \times t_{BUS}$	—	ns	
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 4$	—	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 4$	—	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	—	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	20.5	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].


**Figure 21. DSPI classic SPI timing — master mode****Table 41. Slave mode DSPI timing (full voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	—	6.25	MHz
DS9	DSPI_SCK input cycle time	$8 \times t_{BUS}$	—	ns
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	19	ns

Table continues on the next page...

**Table 41. Slave mode DSPI timing (full voltage range) (continued)**

Num	Description	Min.	Max.	Unit
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	19	ns

**Figure 22. DSPI classic SPI timing — slave mode**

### 6.8.4 I<sup>2</sup>C switching specifications

See [General switching specifications](#).

### 6.8.5 UART switching specifications

See [General switching specifications](#).

### 6.8.6 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.


**Table 42. SDHC switching specifications**

Num	Symbol	Description	Min.	Max.	Unit
		Operating voltage	2.7	3.6	V
		Card input clock			

*Table continues on the next page...*

**Table 42. SDHC switching specifications  
(continued)**

Num	Symbol	Description	Min.	Max.	Unit
SD1	fpp	Clock frequency (low speed)	0	400	kHz
	fpp	Clock frequency (SDSDIO full speed)	0	25	MHz
	fpp	Clock frequency (MMC full speed)	0	20	MHz
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz
SD2	t <sub>WL</sub>	Clock low time	7	—	ns
SD3	t <sub>WH</sub>	Clock high time	7	—	ns
SD4	t <sub>TLH</sub>	Clock rise time	—	3	ns
SD5	t <sub>THL</sub>	Clock fall time	—	3	ns
<b>SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b>					
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	6.5	ns
<b>SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b>					
SD7	t <sub>ISU</sub>	SDHC input setup time	5	—	ns
SD8	t <sub>IH</sub>	SDHC input hold time	0	—	ns



**Figure 23. SDHC timing**

### 6.8.7 I<sup>2</sup>S switching specifications


This section provides the AC timings for the I<sup>2</sup>S in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (TCR[TSCKP] = 0, RCR[RSCKP] = 0) and a non-inverted frame sync (TCR[TFSI] = 0,

## Peripheral operating requirements and behaviors

$\text{RCR}[\text{RFSI}] = 0$ ). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (I<sup>2</sup>S\_BCLK) and/or the frame sync (I<sup>2</sup>S\_FS) shown in the figures below.

**Table 43. I<sup>2</sup>S master mode timing**

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S1	I <sup>2</sup> S_MCLK cycle time	$2 \times t_{\text{SYS}}$		ns
S2	I <sup>2</sup> S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I <sup>2</sup> S_BCLK cycle time	$5 \times t_{\text{SYS}}$	—	ns
S4	I <sup>2</sup> S_BCLK pulse width high/low	45%	55%	BCLK period
S5	I <sup>2</sup> S_BCLK to I <sup>2</sup> S_FS output valid	—	15	ns
S6	I <sup>2</sup> S_BCLK to I <sup>2</sup> S_FS output invalid	-2.5	—	ns
S7	I <sup>2</sup> S_BCLK to I <sup>2</sup> S_TXD valid	—	15	ns
S8	I <sup>2</sup> S_BCLK to I <sup>2</sup> S_TXD invalid	-3	—	ns
S9	I <sup>2</sup> S_RXD/I <sup>2</sup> S_FS input setup before I <sup>2</sup> S_BCLK	20	—	ns
S10	I <sup>2</sup> S_RXD/I <sup>2</sup> S_FS input hold after I <sup>2</sup> S_BCLK	0	—	ns



**Figure 24. I<sup>2</sup>S timing — master mode**


**Table 44. I<sup>2</sup>S slave mode timing**

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I <sup>2</sup> S_BCLK cycle time (input)	$8 \times t_{\text{SYS}}$	—	ns

*Table continues on the next page...*

**Table 44. I<sup>2</sup>S slave mode timing (continued)**

Num	Description	Min.	Max.	Unit
S12	I <sup>2</sup> S_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I <sup>2</sup> S_FS input setup before I <sup>2</sup> S_BCLK	10	—	ns
S14	I <sup>2</sup> S_FS input hold after I <sup>2</sup> S_BCLK	3	—	ns
S15	I <sup>2</sup> S_BCLK to I <sup>2</sup> S_TXD/I <sup>2</sup> S_FS output valid	—	20	ns
S16	I <sup>2</sup> S_BCLK to I <sup>2</sup> S_TXD/I <sup>2</sup> S_FS output invalid	0	—	ns
S17	I <sup>2</sup> S_RXD setup before I <sup>2</sup> S_BCLK	10	—	ns
S18	I <sup>2</sup> S_RXD hold after I <sup>2</sup> S_BCLK	2	—	ns

**Figure 25. I<sup>2</sup>S timing — slave modes**

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

**Table 45. TSI electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>DDTSI</sub>	Operating voltage	1.71	—	3.6	V	
C <sub>ELE</sub>	Target electrode capacitance range	1	20	500	pF	1
f <sub>REFmax</sub>	Reference oscillator frequency	—	5.5	12.7	MHz	2
f <sub>ELEmax</sub>	Electrode oscillator frequency	—	0.5	4.0	MHz	3
C <sub>REF</sub>	Internal reference capacitor	0.5	1	1.2	pF	
V <sub>DELTA</sub>	Oscillator delta voltage	100	600	760	mV	4

Table continues on the next page...

**Table 45. TSI electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{REF}$	Reference oscillator current source base current • 1uA setting (REFCHRG=0) • 32uA setting (REFCHRG=31)	—	1.133	1.5	μA	3, 5
		—	36	50		
$I_{ELE}$	Electrode oscillator current source base current • 1uA setting (EXTCHRG=0) • 32uA setting (EXTCHRG=31)	—	1.133	1.5	μA	3,6
		—	36	50		
Pres5	Electrode capacitance measurement precision	—	8.3333	38400	%	7
Pres20	Electrode capacitance measurement precision	—	8.3333	38400	%	8
Pres100	Electrode capacitance measurement precision	—	8.3333	38400	%	9
MaxSens	Maximum sensitivity	0.003	12.5	—	fF/count	10
Res	Resolution	—	—	16	bits	
$T_{Con20}$	Response time @ 20 pF	8	15	25	μs	11
$I_{TSI\_RUN}$	Current added in run mode	—	55	—	μA	
$I_{TSI\_LP}$	Low power mode current adder	—	1.3	2.5	μA	12

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
2. CAPTRM=7, DELVOL=7, and fixed external capacitance of 20 pF.
3. CAPTRM=0, DELVOL=2, and fixed external capacitance of 20 pF.
4. CAPTRM=0, EXTCHRG=9, and fixed external capacitance of 20 pF.
5. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
6. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
7. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; Iext = 16.
8. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; Iext = 16.
9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; Iext = 16.
10. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes, it is equal to  $(C_{ref} * I_{ext}) / (I_{ref} * PS * NSCN)$ . Sensitivity depends on the configuration used. The typical value listed is based on the following configuration: Iext = 5 μA, EXTCHRG = 4, PS = 128, NSCN = 2, Iref = 16 μA, REFCHRG = 15, Cref = 1.0 pF. The minimum sensitivity describes the smallest possible capacitance that can be measured by a single count (this is the best sensitivity but is described as a minimum because it's the smallest number). The minimum sensitivity parameter is based on the following configuration: Iext = 1 μA, EXTCHRG = 0, PS = 128, NSCN = 32, Iref = 32 μA, REFCHRG = 31, Cref = 0.5 pF
11. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, DELVOL = 2, EXTCHRG = 15.
12. CAPTRM=7, DELVOL=2, REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to <http://www.freescale.com> and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
100-pin LQFP	98ASS23308W

## 8 Pinout

### 8.1 K10 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

100 LQF P	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
1	PTE0	ADC1_SE4a	ADC1_SE4a	PTE0	SPI1_PCS1	UART1_TX	SDHC0_D1		I2C1_SDA		
2	PTE1	ADC1_SE5a	ADC1_SE5a	PTE1	SPI1_SOUT	UART1_RX	SDHC0_D0		I2C1_SCL		
3	PTE2	ADC1_SE6a	ADC1_SE6a	PTE2	SPI1_SCK	UART1_CTS _b	SDHC0_DCL K				
4	PTE3	ADC1_SE7a	ADC1_SE7a	PTE3	SPI1_SIN	UART1_RTS _b	SDHC0_CM D				
5	PTE4	DISABLED		PTE4	SPI1_PCS0	UART3_TX	SDHC0_D3				
6	PTE5	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2				
7	PTE6	DISABLED		PTE6	SPI1_PCS3	UART3_CTS _b	I2S0_MCLK		I2S0_CLKIN		
8	VDD	VDD	VDD								
9	VSS	VSS	VSS								
10	PTE16	ADC0_SE4a	ADC0_SE4a	PTE16	SPI0_PCS0	UART2_TX	FTM_CLKIN 0		FTM0_FLT3		
11	PTE17	ADC0_SE5a	ADC0_SE5a	PTE17	SPI0_SCK	UART2_RX	FTM_CLKIN 1		LPT0_ALT3		
12	PTE18	ADC0_SE6a	ADC0_SE6a	PTE18	SPI0_SOUT	UART2_CTS _b	I2C0_SDA				
13	PTE19	ADC0_SE7a	ADC0_SE7a	PTE19	SPI0_SIN	UART2_RTS _b	I2C0_SCL				
14	ADC0_DP1	ADC0_DP1	ADC0_DP1								
15	ADC0_DM1	ADC0_DM1	ADC0_DM1								
16	ADC1_DP1	ADC1_DP1	ADC1_DP1								
17	ADC1_DM1	ADC1_DM1	ADC1_DM1								

## Pinout

100 LQF P	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
18	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3								
19	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3								
20	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3								
21	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3								
22	VDDA	VDDA	VDDA								
23	VREFH	VREFH	VREFH								
24	VREFL	VREFL	VREFL								
25	VSSA	VSSA	VSSA								
26	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18								
27	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23								
28	XTAL32	XTAL32	XTAL32								
29	EXTAL32	EXTAL32	EXTAL32								
30	VBAT	VBAT	VBAT								
31	PTE24	ADC0_SE17	ADC0_SE17	PTE24	CAN1_TX	UART4_TX			EWM_OUT_b		
32	PTE25	ADC0_SE18	ADC0_SE18	PTE25	CAN1_RX	UART4_RX			EWM_IN		
33	PTE26	DISABLED		PTE26		UART4_CTS_b			RTC_CLKOUT		
34	PTA0	JTAG_TCLK/ SWD_CLK/ EZP_CLK	TSI0_CH1	PTA0	UART0_CTS_b	FTM0_CH5			JTAG_TCLK/ SWD_CLK	EZP_CLK	
35	PTA1	JTAG_TDI/ EZP_DI	TSI0_CH2	PTA1	UART0_RX	FTM0_CH6			JTAG_TDI	EZP_DI	
36	PTA2	JTAG_TDO/ TRACE_SW O/EZP_DO	TSI0_CH3	PTA2	UART0_TX	FTM0_CH7			JTAG_TDO/ TRACE_SW O	EZP_DO	
37	PTA3	JTAG_TMS/ SWD_DIO	TSI0_CH4	PTA3	UART0_RTS_b	FTM0_CH0			JTAG_TMS/ SWD_DIO		
38	PTA4	NMI_b/ EZP_CS_b	TSI0_CH5	PTA4		FTM0_CH1			NMI_b	EZP_CS_b	
39	PTA5	DISABLED		PTA5		FTM0_CH2		CMP2_OUT	I2S0_RX_BC LK	JTAG_TRST	
40	VDD	VDD	VDD								
41	VSS	VSS	VSS								

100 LQF P	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
42	PTA12	CMP2_IN0	CMP2_IN0	PTA12	CAN0_TX	FTM1_CH0			I2S0_TXD	FTM1_QD_P HA	
43	PTA13	CMP2_IN1	CMP2_IN1	PTA13	CAN0_RX	FTM1_CH1			I2S0_TX_FS	FTM1_QD_P HB	
44	PTA14	DISABLED		PTA14	SPI0_PCS0	UART0_TX			I2S0_TX_BC LK		
45	PTA15	DISABLED		PTA15	SPI0_SCK	UART0_RX			I2S0_RXD		
46	PTA16	DISABLED		PTA16	SPI0_SOUT	UART0_CTS _b			I2S0_RX_FS		
47	PTA17	ADC1_SE17	ADC1_SE17	PTA17	SPI0_SIN	UART0_RTS _b			I2S0_MCLK	I2S0_CLKIN	
48	VDD	VDD	VDD								
49	VSS	VSS	VSS								
50	PTA18	EXTAL	EXTAL	PTA18		FTM0_FLT2	FTM_CLKIN 0				
51	PTA19	XTAL	XTAL	PTA19		FTM1_FLT0	FTM_CLKIN 1		LPT0_ALT1		
52	RESET_b	RESET_b	RESET_b								
53	PTB0	/ADC0_SE8/ ADC1_SE8/ TSI0_CH0	/ADC0_SE8/ ADC1_SE8/ TSI0_CH0	PTB0	I2C0_SCL	FTM1_CH0			FTM1_QD_P HA		
54	PTB1	/ADC0_SE9/ ADC1_SE9/ TSI0_CH6	/ADC0_SE9/ ADC1_SE9/ TSI0_CH6	PTB1	I2C0_SDA	FTM1_CH1			FTM1_QD_P HB		
55	PTB2	/ ADC0_SE12/ TSI0_CH7	/ ADC0_SE12/ TSI0_CH7	PTB2	I2C0_SCL	UART0_RTS _b			FTM0_FLT3		
56	PTB3	/ ADC0_SE13/ TSI0_CH8	/ ADC0_SE13/ TSI0_CH8	PTB3	I2C0_SDA	UART0_CTS _b			FTM0_FLT0		
57	PTB9			PTB9	SPI1_PCS1	UART3_CTS _b		FB_AD20			
58	PTB10	/ADC1_SE14	/ADC1_SE14	PTB10	SPI1_PCS0	UART3_RX		FB_AD19	FTM0_FLT1		
59	PTB11	/ADC1_SE15	/ADC1_SE15	PTB11	SPI1_SCK	UART3_TX		FB_AD18	FTM0_FLT2		
60	VSS	VSS	VSS								
61	VDD	VDD	VDD								
62	PTB16	/TSI0_CH9	/TSI0_CH9	PTB16	SPI1_SOUT	UART0_RX		FB_AD17	EWM_IN		
63	PTB17	/TSI0_CH10	/TSI0_CH10	PTB17	SPI1_SIN	UART0_TX		FB_AD16	EWM_OUT_ b		
64	PTB18	/TSI0_CH11	/TSI0_CH11	PTB18	CAN0_TX	FTM2_CH0	I2S0_TX_BC LK	FB_AD15	FTM2_QD_P HA		
65	PTB19	/TSI0_CH12	/TSI0_CH12	PTB19	CAN0_RX	FTM2_CH1	I2S0_TX_FS	FB_OE_b	FTM2_QD_P HB		
66	PTB20			PTB20	SPI2_PCS0			FB_AD31	CMP0_OUT		
67	PTB21			PTB21	SPI2_SCK			FB_AD30	CMP1_OUT		
68	PTB22			PTB22	SPI2_SOUT			FB_AD29	CMP2_OUT		

## Pinout


100 LQF P	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
69	PTB23			PTB23	SPI2_SIN	SPI0_PCS5		FB_AD28			
70	PTC0	/ADC0_SE14/ TSI0_CH13	/ADC0_SE14/ TSI0_CH13	PTC0	SPI0_PCS4	PDB0_EXTR G	I2S0_TXD	FB_AD14			
71	PTC1	/ADC0_SE15/ TSI0_CH14	/ADC0_SE15/ TSI0_CH14	PTC1	SPI0_PCS3	UART1_RTS _b	FTM0_CH0	FB_AD13			
72	PTC2	/ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	/ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	PTC2	SPI0_PCS2	UART1_CTS _b	FTM0_CH1	FB_AD12			
73	PTC3	/CMP1_IN1	/CMP1_IN1	PTC3	SPI0_PCS1	UART1_RX	FTM0_CH2	FB_CLKOUT			
74	VSS	VSS	VSS								
75	VDD	VDD	VDD								
76	PTC4			PTC4	SPI0_PCS0	UART1_TX	FTM0_CH3	FB_AD11	CMP1_OUT		
77	PTC5			PTC5	SPI0_SCK		LPT0_ALT2	FB_AD10	CMP0_OUT		
78	PTC6	/CMP0_IN0	/CMP0_IN0	PTC6	SPI0_SOUT	PDB0_EXTR G		FB_AD9			
79	PTC7	/CMP0_IN1	/CMP0_IN1	PTC7	SPI0_SIN			FB_AD8			
80	PTC8	/ADC1_SE4b/ CMP0_IN2	/ADC1_SE4b/ CMP0_IN2	PTC8		I2S0_MCLK	I2S0_CLKIN	FB_AD7			
81	PTC9	/ADC1_SE5b/ CMP0_IN3	/ADC1_SE5b/ CMP0_IN3	PTC9			I2S0_RX_BCL K	FB_AD6	FTM2_FLT0		
82	PTC10	/ADC1_SE6b/ CMP0_IN4	/ADC1_SE6b/ CMP0_IN4	PTC10	I2C1_SCL		I2S0_RX_FS	FB_AD5			
83	PTC11	/ADC1_SE7b	/ADC1_SE7b	PTC11	I2C1_SDA		I2S0_RXD	FB_RW_b			
84	PTC12			PTC12		UART4_RTS _b		FB_AD27			
85	PTC13			PTC13		UART4_CTS _b		FB_AD26			
86	PTC14			PTC14		UART4_RX		FB_AD25			
87	PTC15			PTC15		UART4_TX		FB_AD24			
88	VSS	VSS	VSS								
89	VDD	VDD	VDD								
90	PTC16			PTC16	CAN1_RX	UART3_RX		FB_CS5_b/ FB_TSIZ1/ FB_BE23_16 _BLS15_8_b			
91	PTC17			PTC17	CAN1_TX	UART3_TX		FB_CS4_b/ FB_TSIZ0/ FB_BE31_24 _BLS7_0_b			
92	PTC18			PTC18		UART3_RTS _b		FB_TBST_b/ FB_CS2_b			

100 LQF P	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
								FB_BE15_8_ BLS23_16_b			
93	PTD0			PTD0	SPI0_PCS0	UART2_RTS _b		FB_ALE/ FB_CS1_b/ FB_TS_b			
94	PTD1	/ADC0_SE5b	/ADC0_SE5b	PTD1	SPI0_SCK	UART2_CTS _b		FB_CS0_b			
95	PTD2			PTD2	SPI0_SOUT	UART2_RX		FB_AD4			
96	PTD3			PTD3	SPI0_SIN	UART2_TX		FB_AD3			
97	PTD4			PTD4	SPI0_PCS1	UART0_RTS _b	FTM0_CH4	FB_AD2	EWM_IN		
98	PTD5	/ADC0_SE6b	/ADC0_SE6b	PTD5	SPI0_PCS2	UART0_CTS _b	FTM0_CH5	FB_AD1	EWM_OUT_b		
99	PTD6	/ADC0_SE7b	/ADC0_SE7b	PTD6	SPI0_PCS3	UART0_RX	FTM0_CH6	FB_AD0	FTM0_FLT0		
100	PTD7			PTD7	CMT_IRO	UART0_TX	FTM0_CH7		FTM0_FLT1		

## 8.2 K10 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

## Revision History



**Figure 26. K10 100 LQFP Pinout Diagram**

## 9 Revision History

The following table provides a revision history for this document.

**Table 46. Revision History**

Rev. No.	Date	Substantial Changes
1	11/2010	Initial public revision

*Table continues on the next page...*

**Table 46. Revision History (continued)**

Rev. No.	Date	Substantial Changes
2	3/2011	Many updates throughout
3	3/2011	Added sections that were inadvertently removed in previous revision
4	3/2011	Reworded $I_{IC}$ footnote in "Voltage and Current Operating Requirements" table. Added paragraph to "Peripheral operating requirements and behaviors" section. Added "JTAG full voltage range electricals" table to the "JTAG electricals" section.
5	6/2011	<ul style="list-style-type: none"> <li>• Changed supported part numbers per new part number scheme</li> <li>• Changed <i>DC injection current</i> specs in "Voltage and current operating requirements" table</li> <li>• Changed <i>Input leakage current</i> and <i>internal pullup/pulldown resistor</i> specs in "Voltage and current operating behaviors" table</li> <li>• Split <i>Low power stop mode current</i> specs by temperature range in "Power consumption operating behaviors" table</li> <li>• Changed typical <math>I_{DD\_VBAT}</math> spec in "Power consumption operating behaviors" table</li> <li>• Added LPTMR clock specs to "Device clock specifications" table</li> <li>• Changed <i>Minimum external reset pulse width</i> in "General switching specifications" table</li> <li>• Changed <i>PLL operating current</i> in "MCG specifications" table</li> <li>• Added footnote to <i>PLL period jitter</i> in "MCG specifications" table</li> <li>• Changed <i>Supply current</i> in "Oscillator DC electrical specifications" table</li> <li>• Changed <i>Crystal startup time</i> in "Oscillator frequency specifications" table</li> <li>• Changed <i>Operating voltage</i> in "EzPort switching specifications" table</li> <li>• Changed title of "FlexBus switching specifications" table and added Output valid and hold specs</li> <li>• Added "FlexBus full range switching specifications" table</li> <li>• Changed <i>ADC asynchronous clock source</i> specs in "16-bit ADC characteristics" table</li> <li>• Changed <i>Gain</i> spec in "16-bit ADC with PGA characteristics" table</li> <li>• Added typical <i>Input DC current</i> to "16-bit ADC with PGA characteristics" table</li> <li>• Changed <i>Input offset voltage</i> and <i>ENOB</i> notes field in "16-bit ADC with PGA characteristics" table</li> <li>• Changed <i>Analog comparator initialization delay</i> in "Comparator and 6-bit DAC electrical specifications"</li> <li>• Changed <i>Code-to-code settling time</i>, <i>DAC output voltage range low</i>, and <i>Temperature coefficient offset voltage</i> in "12-bit DAC operating behaviors" table</li> <li>• Changed <i>Temperature drift</i> and <i>Load regulation</i> in "VREF full-range operating behaviors" table</li> <li>• Changed <i>DSPI_SCK cycle time</i> specs in "DSPI timing" tables</li> <li>• Changed <i>DSPI_SS</i> specs in "Slave mode DSPI timing (low-speed mode)" table</li> <li>• Changed <i>DSPI_SCK to DSPI_SOUT valid</i> spec in "Slave mode DSPI timing (high-speed mode)" table</li> <li>• Changed <i>Reference oscillator current source base current</i> spec and added <i>Low-power current adder</i> footer in "TSI electrical specifications" table</li> </ul>

Table continues on the next page...

## Revision History

**Table 46. Revision History (continued)**

Rev. No.	Date	Substantial Changes
6	9/2011	<ul style="list-style-type: none"><li>Added AC electrical specifications.</li><li>Replaced TBDs with silicon data throughout.</li><li>In "Power mode transition operating behaviors" table, removed entry times.</li><li>Updated "EMC radiated emissions operating behaviors" to remove SAE level and also added data for 144LQFP.</li><li>Clarified "EP7" in "EzPort switching specifications" table and "EzPort Timing Diagram".</li><li>Added "ENOB vs. ADC_CLK for 16-bit differential and 16-bit single-ended modes" figures.</li><li>Updated <math>I_{DD\_RUN}</math> numbers in 'Power consumption operating behaviors' section.</li><li>Clarified 'Diagram: Typical IDD_RUN operating behavior' section and updated 'Run mode supply current vs. core frequency — all peripheral clocks disabled' figure.</li><li>In 'Voltage reference electrical specifications' section, updated <math>C_L</math>, <math>V_{tdrift}</math>, and <math>V_{vdrift}</math> values.</li></ul>

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor

Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH

Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2010–2011 Freescale Semiconductor, Inc.

