

THDB_ADA

High-Speed A/D and D/A Development Kit

With complete reference design and source code for Fast-Fourier Transform analysis and arbitrary waveform generator.





CONTENTS

Chapter 1	About the Kit	2
1.1 Kit Contents.		2
1.2 Connectivity		4
1.3 Getting Help		6
Chapter 2	Architecture of the ADA	7
Chapter 3	Using the ADA	8
3.1 Digital-to-An	alog Converter	8
3.2 Analog-to-Dig	gital Converter	9
3.3 Board Compo	onents	
3.4 Clock Circuit	ry	
Chapter 4	ADA Demonstration	
4.1 Arbitrary Wav	veform Generator	16
4.2 A/D and D/A	Converter Performance Evaluation	
Chapter 5	Appendix	
5.1 The Revision	History	24
5.2 Always Visit	Terasic Webpage for New Applications	

1

About the Kit

The THDB_ADA (ADA) daughter board is designed to provide DSP solution on DE series and Cyclone III Starter Kit, or other boards with HSMC or GPIO interface. It is equipped with one ADC (Analog-to-Digital Converter) and DAC (Digital-to-Analog Converter) each, to provide dual-channel ports. This chapter provides users key information about the kit.

1.1 Kit Contents

Figure 1-1 and **Figure 1-2** show the picture of the ADA-HSMC and ADA-GPIO package, respectively. The package includes:

- 1. The Terasic Analog-to-Digital and Digital-to-Analog (ADA) board
- 2. Complete reference design with source code



Figure 1-1 ADA-HSMC



Figure 1-2 ADA-GPIO

1.2 Connectivity

There are two models available, ADA-GPIO and ADA-HSMC, which offer the compatibility of connecting the THDB_ADA (ADA) kit to DE2-115/DE2-70/DE2/DE1 and DE4/DE3/Cyclone III Starter Kit, respectively Terasic Technologies



Figure 1-3 Connect ADA-GPIO with DE2-70



Figure 1-4 Connect ADA-HSMC with Cyclone III Starter Kit

ter asIC



Figure 1-5 Connect ADA-HSMC with DE3

(Note, an HFF or SFF adapter card is required in its connection part of the bundled package on the DE3)



Figure 1-6 Connect ADA-HSMC with DE4

(Note, an HMF2 adapter card is required in its connection part of the bundled package on the DE4) 5



Figure 1-7 Connect ADA-HSMC with DE2-115

1.3 Getting Help

This chapter describes the architecture of the tPad including block diagram and components.

- Email to support@terasic.com
- Taiwan & China: +886-3-550-8800
- Korea : +82-2-512-7661
- Japan: +81-428-77-7000

Architecture of the ADA

This chapter will illustrate the architecture of the ADA including device features and applications.

The feature set of the ADA is listed below:

- 1. Dual AD channels with 14-bit resolution and data rate up to 65 MSPS
- 2. Dual DA channels with 14-bit resolution and data rate up to 125 MSPS
- 3. Dual interfaces include HSMC and GPIO, which are fully compatible with Cyclone III Starter Kit and DE1/DE2/DE2_70/DE2_115/DE3/DE4, respectively
- 4. Clock sources include oscillator 100MHz, SMA for AD and DA each, and PLL from either HSMC or GPIO interface
- 5. AD converter analog input range 1V p-p to 2V p-p range.
- 6. DA converter output voltage range 2.3 3.6V.
- 7. DA and AD converters do not support DC signaling

Using the ADA

This chapter illustrates some special features of the ADA including interleaved data mode for digital-to-analog converter and multiplexed data mode for analog-to-digital converter.

3.1 Digital-to-Analog Converter

This section will describe the interleaved data mode for D/A converter of the ADA.

The DAC integrates two 14-bit TxDAC+ cores with dual-port input, while supporting refresh rate up to 125 MSPS. The dual-channel makes it capable of transmitting different data to two separate ports with different update rates. But it is the interleaving mode that makes it special, especially for processing I and Q data in communication applications. The input data stream is demuxed into its original I and Q data and latched. In the next phase they are converted by the two TxDAC+ cores and updated at half the input data rate. **Figure 3-1** shows the timing of DAC in interleaved mode.



Figure 3-1 Interleaved Mode Timing

3.2 Analog-to-Digital Converter

This section will describe the multiplexed data mode for A/D converter of the ADA.

The ADC features dual sample-and-hold amplifiers with data rate up to 65 MSPS at the resolution of 14-bit. Its dual-channel inputs can also operate as two independent ports with different clock rates. Based on the state of the MUX option, multiplexed data output can be achieved by mixing data from the dual ports and the data rate is twice the sample rate. **Figure 3-2** shows the multiplexed data format using the channel A output and the same clock tied to clock inputs of port A and B, and the selection of MUX option.

ter <mark>asIC</mark>



Figure 3-2 Multiplexed Data Format using the Channel A Output

3.3 Board Components

This section illustrates the detailed information of the connector interfaces and pin mapping tables of the ADA daughter board.

The clock, control, and data signals of the ADA daughter board are connected to the HSMC or GPIO connector.

The tables below list the pin no.	of the HSMC and GPIO connector.
-----------------------------------	---------------------------------

Pin No.	Schematic	Description
GPIO 0 (J7)	Name	
1	ADC_OTRA	A/D Out-of-Range Indicator Channel A
2	ADC_DB0	A/D Data Output bit 0 Channel B
3	ADC_OTRB	A/D Out-of-Range Indicator Channel B
4	ADC_DB1	A/D Data Output bit 1 Channel B
5	ADC_DB2	A/D Data Output bit 2 Channel B
6	ADC_DB4	A/D Data Output bit 4 Channel B
7	ADC_DB3	A/D Data Output bit 3 Channel B
8	ADC_DB5	A/D Data Output bit 5 Channel B
9	ADC_DB6	A/D Data Output bit 6 Channel B
10	ADC_DB8	A/D Data Output bit 8 Channel B
11	-	-
12	GND	Ground
13	ADC_DB7	A/D Data Output bit 7 Channel B
14	ADC_DB9	A/D Data Output bit 9 Channel B
15	ADC_DB10	A/D Data Output bit 10 Channel B
16	ADC_DB12	A/D Data Output bit 12 Channel B
17	ADC_DB11	A/D Data Output bit 11 Channel B

18	ADC_DB13	A/D Data Output bit 13 Channel B
19	PLL_OUT_ADC0	PLL Clock input Channel A
20	ADC_DA0	A/D Data Output bit 0 Channel A
21	PLL_OUT_ADC1	PLL Clock input Channel B
22	ADC_DA1	A/D Data Output bit 1 Channel A
23	ADC_DA2	A/D Data Output bit 2 Channel A
24	ADC_DA4	A/D Data Output bit 4 Channel A
25	ADC_DA3	A/D Data Output bit 3 Channel A
26	ADC_DA5	A/D Data Output bit 5 Channel A
27	ADC_DA6	A/D Data Output bit 6 Channel A
28	ADC_DA8	A/D Data Output bit 8 Channel A
29	VCC3	3.3V Power
30	GND	Ground
31	ADC_DA7	A/D Data Output bit 7 Channel A
32	ADC_DA9	A/D Data Output bit 9 Channel A
33	ADC_DA10	A/D Data Output bit 10 Channel A
34	ADC_DA12	A/D Data Output bit 12 Channel A
35	ADC_DA11	A/D Data Output bit 11 Channel A
36	ADC_DA13	A/D Data Output bit 13 Channel A
37	POWER_ON	Power-Down Function for Channel A & B
38	ADC_OEB	A/D Output Enable Pin for Channel B
39	-	-
40	ADC_OEA	A/D Output Enable Pin for Channel A

Pin No.	Schematic	Description
GPIO 1 (J8)	Name	
1	SMA_DAC4	SMA D/A External Clock Input (J5)
2	DAC_DA13	D/A Data bit 13 Channel A
3	OSC_SMA_ADC4	SMA A/D External Clock Input (J5) or 100MHz
		Oscillator Clock Input
4	DAC_DA12	D/A Data bit 12 Channel A
5	DAC_DA11	D/A Data bit 11 Channel A
6	DAC_DA9	D/A Data bit 9 Channel A
7	DAC_DA10	D/A Data bit 10 Channel A
8	DAC_DA8	D/A Data bit 8 Channel A
9	DAC_DA7	D/A Data bit 7 Channel A
10	DAC_DA5	D/A Data bit 5 Channel A
11		
12	GND	Ground
13	DAC_DA6	D/A Data bit 6 Channel A
14	DAC_DA4	D/A Data bit 4 Channel A
15	DAC_DA3	D/A Data bit 3 Channel A
16	DAC_DA1	D/A Data bit 1 Channel A

11

17	DAC_DA2	D/A Data bit 2 Channel A
18	DAC_DA0	D/A Data bit 0 Channel A
19	PLL_OUT_DAC0	PLL Clock Input Channel A
20	DAC_WRTA	Input Write Signal Channel A
21	PLL_OUT_DAC1	PLL Clock Input Channel B
22	DAC_DB13	D/A Data bit 13 Channel B
23	-	-
24	DAC_DB12	D/A Data bit 12 Channel B
25	DAC_DB11	D/A Data bit 11 Channel B
26	DAC_DB9	D/A Data bit 9 Channel B
27	DAC_DB10	D/A Data bit 10 Channel B
28	DAC_DB8	D/A Data bit 8 Channel B
29	VCC3	3.3V Power
30	GND	Ground
31	DAC_DB5	D/A Data bit 5 Channel B
32	DAC_DB7	D/A Data bit 7 Channel B
33	DAC_DB4	D/A Data bit 4 Channel B
34	DAC_DB6	D/A Data bit 6 Channel B
35	DAC_DB1	D/A Data bit 1 Channel B
36	DAC_DB3	D/A Data bit 3 Channel B
37	DAC_DB0	D/A Data bit 0 Channel B
38	DAC_DB2	D/A Data bit 2 Channel B
39	DAC_WRTB	Input Write Signal Channel B
40	DAC_MODE	Mode Select. 1=dual port, 0=interleaved

Pin No.	Pin No.	Pin No.	Schematic	Description
ADA HSMC	HSMC	HSTC (DE3	Name	
(J9)		only)		
3	157	3	PLL_OUT_ADC0	PLL Clock Input Channel A
4	158	4	AD_OTRA	A/D Out-of-Range Indicator
				Channel A
5	155	5	PLL_OUT_ADC1	PLL Clock input Channel B
6	156	6	AD_OTRB	A/D Out-of-Range Indicator
				Channel B
9	151	9	AD_DB0	A/D Data Output bit 0 Channel B
10	152	10	AD_DA0	A/D Data Output bit 0 Channel A
11	149	11	AD_DB1	A/D Data Output bit 1 Channel B
12	150	12	AD_DA1	A/D Data Output bit 1 Channel A
15	145	15	AD_DB2	A/D Data Output bit 2 Channel B
16	146	16	AD_DA2	A/D Data Output bit 2 Channel A
17	143	17	AD_DB3	A/D Data Output bit 3 Channel B
18	144	18	AD_DA3	A/D Data Output bit 3 Channel A
21	139	21	AD_DB4	A/D Data Output bit 4 Channel B

12

22	140	22	AD_DA4	A/D Data Output bit 4 Channel A
23	137	23	AD_DB5	A/D Data Output bit 5 Channel B
24	138	24	AD_DA5	A/D Data Output bit 5 Channel A
27	133	27	AD_DB6	A/D Data Output bit 6 Channel B
28	134	28	AD_DA6	A/D Data Output bit 6 Channel A
29	131	29	AD_DB7	A/D Data Output bit 7 Channel B
30	132	30	AD_DA7	A/D Data Output bit 7 Channel A
33	127	33	AD_DB8	A/D Data Output bit 8 Channel B
34	128	34	AD_DA8	A/D Data Output bit 8 Channel A
35	125	35	AD_DB9	A/D Data Output bit 9 Channel B
36	126	36	AD_DA9	A/D Data Output bit 9 Channel A
39	121	39	AD_DB10	A/D Data Output bit 10 Channel B
40	122	40	AD_DA10	A/D Data Output bit 10 Channel A
41	119	41	AD_DB11	A/D Data Output bit 11 Channel B
42	120	42	AD_DA11	A/D Data Output bit 11 Channel A
45	115	45	AD_DB12	A/D Data Output bit 12 Channel B
46	116	46	AD_DA12	A/D Data Output bit 12 Channel A
47	113	47	AD_DB13	A/D Data Output bit 13 Channel B
48	114	48	AD_DA13	A/D Data Output bit 13 Channel A
52	110	52	ADC_OEB	A/D Output Enable Pin for Channel B
54	108	54	ADC_OEA	A/D Output Enable Pin for Channel A
		1		
63	97	63	PLL_OUT_DAC0	PLL Clock Input Channel A
63 64	97 98	63 64	PLL_OUT_DAC0 SMA_DAC4	PLL Clock Input Channel A SMA D/A External Clock Input (J5)
63 64 65	97 98 95	63 64 65	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B
63 64 65 66	97 98 95 96	63 64 65 66	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5)
63 64 65 66	97 98 95 96	63 64 65 66	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input
63 64 65 66 69	97 98 95 96 91	63 64 65 66 69	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port,
63 64 65 66 69	97 98 95 96 91	63 64 65 66 69	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved
63 64 65 66 69 71	97 98 95 96 91 89	63 64 65 66 69 71	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A
63 64 65 66 69 71 72	97 98 95 96 91 89 90	63 64 65 66 69 71 72	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel B
63 64 65 66 69 71 72 75	97 98 95 96 91 89 90 85	63 64 65 66 69 71 72 75	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel B D/A Data bit 13 Channel A
63 64 65 66 71 72 75 76	97 98 95 96 91 89 90 85 86	63 64 65 66 69 71 72 75 76	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel B D/A Data bit 13 Channel B
63 64 65 66 71 72 75 76 77	97 98 95 96 91 89 90 85 86 83	63 64 65 66 69 71 72 75 76 77	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DA12	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel B D/A Data bit 13 Channel B D/A Data bit 13 Channel B D/A Data bit 12 Channel A
63 64 65 66 69 71 72 75 76 77 78	97 98 95 96 91 89 90 85 86 83 84	63 64 65 66 69 71 72 75 76 77 78	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DA12 DA_DB12	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel B D/A Data bit 13 Channel B D/A Data bit 13 Channel B D/A Data bit 12 Channel A D/A Data bit 12 Channel B
63 64 65 66 71 72 75 76 77 78 81	97 98 95 96 91 89 90 85 86 83 84 79	63 64 65 66 69 71 72 75 76 77 78 81	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DB12 DA_DA11	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel B D/A Data bit 13 Channel B D/A Data bit 13 Channel B D/A Data bit 12 Channel A D/A Data bit 12 Channel B D/A Data bit 12 Channel B
63 64 65 66 71 72 75 76 77 78 81 82	97 98 95 96 91 89 90 85 86 83 84 79 80	63 64 65 66 71 72 75 76 77 78 81 82	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DB13 DA_DB12 DA_DB11	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel A D/A Data bit 13 Channel B D/A Data bit 13 Channel B D/A Data bit 12 Channel B D/A Data bit 12 Channel B D/A Data bit 11 Channel A D/A Data bit 11 Channel B
63 64 65 66 71 72 75 76 77 78 81 82 83	97 98 95 96 91 89 90 85 86 83 84 79 80 77	63 64 65 66 71 72 75 76 77 78 81 82 83	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DB13 DA_DB12 DA_DB12 DA_DA11 DA_DB11 DA_DA10	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel A D/A Data bit 13 Channel B D/A Data bit 13 Channel B D/A Data bit 12 Channel B D/A Data bit 12 Channel B D/A Data bit 12 Channel B D/A Data bit 11 Channel A D/A Data bit 11 Channel A
63 64 65 66 71 72 75 76 77 78 81 82 83 84	97 98 95 96 91 89 90 85 86 83 84 79 80 77 78	63 64 65 66 71 72 75 76 77 78 81 82 83 84	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DB13 DA_DB12 DA_DB12 DA_DB11 DA_DB11 DA_DB10	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel A D/A Data bit 13 Channel B D/A Data bit 13 Channel B D/A Data bit 12 Channel B D/A Data bit 12 Channel B D/A Data bit 11 Channel B D/A Data bit 11 Channel B D/A Data bit 10 Channel B
63 64 65 66 71 72 75 76 77 78 81 82 83 84 87	97 98 95 96 91 89 90 85 86 83 84 79 80 77 78 73	63 64 65 66 71 72 75 76 77 78 81 82 83 84 87	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTA DA_DA13 DA_DA13 DA_DB13 DA_DB12 DA_DB12 DA_DB11 DA_DB11 DA_DB10 DA_DA9	PLL Clock Input Channel A SMA D/A External Clock Input (J5) PLL Clock Input Channel B SMA A/D External Clock Input (J5) or 100MHz Oscillator Clock Input Mode Select. 1=dual port, 0=interleaved Input Write Signal Channel A Input Write Signal Channel B D/A Data bit 13 Channel B D/A Data bit 13 Channel B D/A Data bit 12 Channel B D/A Data bit 12 Channel B D/A Data bit 11 Channel A D/A Data bit 11 Channel A D/A Data bit 10 Channel A D/A Data bit 10 Channel B D/A Data bit 10 Channel B
63 64 65 66 71 72 75 76 77 78 81 82 83 84 87 88	97 98 95 96 91 89 90 85 86 83 84 79 80 77 78 73 74	63 64 65 66 69 71 72 75 76 77 78 81 82 83 84 87 88	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DB13 DA_DB12 DA_DB12 DA_DB11 DA_DB11 DA_DB11 DA_DB10 DA_DB9	PLL Clock Input Channel ASMA D/A External Clock Input (J5)PLL Clock Input Channel BSMA A/D External Clock Input (J5)or 100MHz Oscillator Clock InputMode Select. 1=dual port,0=interleavedInput Write Signal Channel AInput Write Signal Channel BD/A Data bit 13 Channel AD/A Data bit 12 Channel BD/A Data bit 12 Channel BD/A Data bit 11 Channel BD/A Data bit 11 Channel BD/A Data bit 10 Channel BD/A Data bit 9 Channel B
63 64 65 66 71 72 75 76 77 78 81 82 83 84 87 88 89	97 98 95 96 91 89 90 85 86 83 84 79 80 77 78 73 74 71	63 64 65 66 71 72 75 76 77 78 81 82 83 84 87 88 89	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DB13 DA_DB12 DA_DB12 DA_DB11 DA_DB11 DA_DB11 DA_DB10 DA_DB9 DA_DA8	PLL Clock Input Channel ASMA D/A External Clock Input (J5)PLL Clock Input Channel BSMA A/D External Clock Input (J5)or 100MHz Oscillator Clock InputMode Select. 1=dual port,0=interleavedInput Write Signal Channel AInput Write Signal Channel BD/A Data bit 13 Channel AD/A Data bit 12 Channel BD/A Data bit 12 Channel BD/A Data bit 11 Channel BD/A Data bit 11 Channel BD/A Data bit 10 Channel AD/A Data bit 10 Channel BD/A Data bit 10 Channel BD/A Data bit 10 Channel AD/A Data bit 10 Channel AD/A Data bit 9 Channel AD/A Data bit 9 Channel AD/A Data bit 9 Channel A
63 64 65 66 71 72 75 76 77 78 81 82 83 84 87 88 89 90	97 98 95 96 91 89 90 85 86 83 84 79 80 77 78 73 74 71 72	63 64 65 66 71 72 75 76 77 78 81 82 83 84 87 88 89 90	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DB13 DA_DB12 DA_DB12 DA_DB11 DA_DB11 DA_DB11 DA_DB10 DA_DB9 DA_DB9 DA_DB8	PLL Clock Input Channel ASMA D/A External Clock Input (J5)PLL Clock Input Channel BSMA A/D External Clock Input (J5)or 100MHz Oscillator Clock InputMode Select. 1=dual port,0=interleavedInput Write Signal Channel AInput Write Signal Channel BD/A Data bit 13 Channel AD/A Data bit 12 Channel BD/A Data bit 12 Channel AD/A Data bit 11 Channel BD/A Data bit 11 Channel BD/A Data bit 10 Channel BD/A Data bit 9 Channel BD/A Data bit 8 Channel B
63 64 65 66 71 72 75 76 77 78 81 82 83 84 87 88 89 90 93	97 98 95 96 91 89 90 85 86 83 84 79 80 77 78 73 74 71 72 67	63 64 65 66 71 72 75 76 77 78 81 82 83 84 87 88 89 90 93	PLL_OUT_DAC0 SMA_DAC4 PLL_OUT_DAC1 OSC_SMA_ADC 4 DA_MODE DA_WRTA DA_WRTB DA_DA13 DA_DB13 DA_DB13 DA_DB12 DA_DB12 DA_DB11 DA_DB11 DA_DB11 DA_DB10 DA_DB9 DA_DA9 DA_DB8 DA_DA8 DA_DA7	PLL Clock Input Channel ASMA D/A External Clock Input (J5)PLL Clock Input Channel BSMA A/D External Clock Input (J5)or 100MHz Oscillator Clock InputMode Select. 1=dual port,0=interleavedInput Write Signal Channel AInput Write Signal Channel BD/A Data bit 13 Channel AD/A Data bit 12 Channel BD/A Data bit 12 Channel BD/A Data bit 11 Channel AD/A Data bit 11 Channel BD/A Data bit 10 Channel BD/A Data bit 10 Channel AD/A Data bit 10 Channel BD/A Data bit 9 Channel AD/A Data bit 9 Channel BD/A Data bit 9 Channel AD/A Data bit 7 Channel A

13

terasiC Terasic THDB_ADA User Manual

www.terasic.com

95	65	95	DA_DA6	D/A Data bit 6 Channel A
96	66	96	DA_DB6	D/A Data bit 6 Channel B
99	61	99	DA_DA5	D/A Data bit 5 Channel A
100	62	100	DA_DB5	D/A Data bit 5 Channel B
101	59	101	DA_DA4	D/A Data bit 4 Channel A
102	60	102	DA_DB4	D/A Data bit 4 Channel B
105	55	105	DA_DA3	D/A Data bit 3 Channel A
106	56	106	DA_DB3	D/A Data bit 3 Channel B
107	53	107	DA_DA2	D/A Data bit 2 Channel A
108	54	108	DA_DB2	D/A Data bit 2 Channel B
111	49	111	DA_DA1	D/A Data bit 1 Channel A
112	50	112	DA_DB1	D/A Data bit 1 Channel B
113	47	113	DA_DA0	D/A Data bit 0 Channel A
114	48	114	DA_DB0	D/A Data bit 0 Channel B
121	-	121	POWER_ON	Power-Down Function for Channel
				A & B
125	37	125	TDO_TDI	JTAG
126	38	126	TDO_TDI	JTAG
131	33	131	ID_I2CDAT	I2C EEPROM serial address/data
				I/O
132	34	132	ID_I2CSCL	I2C EEPROM serial clock

3.4 Clock Circuitry

ter as IC

This section describes the board's clock inputs and outputs

The clock sources available on the ADA daughter board include the 100MHz oscillator, external SMA clock input, and the PLL clock input from either HSMC or GPIO interface.

Each channel of the AD and DA converter has the selection of choosing one of the clock sources (oscillator, SMA, and PLL) corresponding to the CLK SEL jumper of the ADA daughter board.





Figure 3-3 ADA Clock System

ADA Demonstration

This chapter illustrates how to setup the ADA kit as an arbitrary waveform generator and evaluate the performance of A/D and D/A converter.

4.1 Arbitrary Waveform Generator

This section illustrates the implementation of random waveform generator using ADA. Figure 4-1 is the complete setup of an ADA connected on DE3. Simply perform the following steps to display any pattern generated from PC-based GUI on an oscilloscope. The path> is the directory where you copy the reference design folder, DE3_ADA, from CD to your PC.



Figure 4-1 Configuration Setup of Random Waveform Generator on DE3

Configuring the Board:

terasic THDB_ADA User Manual

- 1. Connect the ADA-HSMC to DE3, as shown in **Figure 4-1**.
- 2. Use a SMA cable to connect DA-Channel B with an oscilloscope..
- 3. For DAC B clock, add a jumper to JP5 with pins labeled PLL.
- 4. Use a USB cable to connect DE3 with PC
- 5. Power-on DE3
- 6. Open DE3_ADA.qsf from <path>\Demonstrations\DE3_ADA
- 7. Open Quartus Programmer from Tools -> Programmer
- 8. Press Start on the left-hand side.

Starting PC-Based Graphical User Interface:

- 1. Open ADA_Utility.exe from <path>\ADA_Utility (If you are using Cyclone III Starter Board, please first run the QB3_ADA.bat file)
- 2. Use your mouse to draw a custom waveform from left to right. You may drag it or add more points to be sampled later on.
- 3. Set the frequency and the amplitude.
- 4. Press Start
- 5. Press Auto set on the oscilloscope if necessary.



Figure 4-2 Pattern generated from DAC Channel-B is displayed on an oscilloscope.

4.2 A/D and D/A Converter Performance Evaluation

This section illustrates the steps to evaluate the performance of A/D and D/A converter on ADA, based on the data collected from DE2-70. Similar steps can also be applied to DE2-115/DE2/DE1 or DE4/Cyclone III Starter Kit. The <path> is the directory where you copy the reference design folder, DE2_70_ADA, from CD to your PC.



Figure 4-3 Connect ADA-GPIO with DE2-70

■ Configuring the Board:

- 1. Connect the ADA-GPIO to DE2-70, as shown in Figure 4-3
- 2. Use a SMA cable to connect DA-Channel B with AD-Channel B.
- 3. Use a USB cable to connect DE2-70 with PC
- 4. Add appropriate jumpers for the mode and the clocks.
 - a. For DAC B clock, add a jumper to JP5 with pins labeled PLL.
 - b. For ADC B clock, add a jumper to JP2 with pins labeled PLL.
 - c. For the selection of MUX option, add a jumper to JP3, between pins 1 and 2.
- 5. Power-on DE2-70
- 6. Open stp1.stp from <path>\Demonstrations\DE2_70_ADA, as shown in Figure 4-4.

🛂 Signa	alTa	p II Logic Analyz	er - D:/te	st_1/THDB_A	D▲_ ▼1.2.0_CD I	ROL/nev/I	DE2_70_A	DA/DE2_70_ADA - DE2_	_70_ADA -	[💶 🗖 🔀
<u>F</u> ile <u>E</u> dit	<u>V</u> ie	w <u>P</u> roject P <u>r</u> ocessing	<u>T</u> ools <u>W</u> indo	w						
Instance N	lanage	er: 🔌 🗣 🔳 🔛	Invalid JTAG co	nfiguration		💓 🗙	JTAG Chain	Configuration: No device is se	lected	× 🕥 🖌
Instance		Status LEs:	1271	Memory: 143360	M512,MLAB: 0/0	М4К,М9К	Hardware:	USB-Blaster [USB-0]		Setup
🔤 🔥 au	to_sig	Not running 127	1 cells	143360 bits	0 blocks	35 blocks				
							Device:	None Detected		Scan Chain
<						>	>> SOF I	Manager: 📩 🕕		
)			
log: 20	10/09/	09 20:36:29 #0				click to i	nsert time ba	ır		
Type 4	Alias	Name	368 384	400 416	432 448	464 480	0 496	512 528 544 560	576 5	92 608 🔨
			,							
P		± ADC_DB	Mond	www.www.	Mumm	Mar	Marran	Mmmmymm	mound	man
										· · · · ·
		_	INAN	(A MA	8A - 8A -	. Ma	8Å& . N	Ar . Mr . Mr . 1	MA M	λ
		.±…DAC_DA	V' *'NN' '	°WN ° °WN	'''''NN''''N	N'' ' W.N	'' "WN'	'''NN''''NN''''NN	'''WN'''	WN**M
			γ 	· y · y	- ΥΥΥΥ .δδ	· 4	·γ ·λ ·	- 'Y 'Y 'Y A .A .A .	·γ .λ	<u>' ' '</u>
		T-DAC DB	MAAN	M & & M M & & M	NM NM	۸М. N	۸۸٬۸	M M M I	NM NV	٨٧٧
			A., MA.	. Mari Ma	i Wi W	W - YVY	· ' W/V '	, Mari Mari Ma	°'VV''	$\langle V \rangle = \langle V \rangle$
a		U1 lpm_add:lpm dataa	~ r	$\langle \wedge \rangle$	\wedge \wedge	~	~ 7		\wedge	
				$\vee \vee$		\sim	\sim	$\vee \vee \vee$		\checkmark
		U1 lpm_add:lpm datab	λλλλλλ	ለለለለለለለ/	\^^^^/	\\\\\\\	۱۸۸۸۸	ለለለለለለለለለለለለለለ	\\\\\\\\\	\^^^^
<			* * * * * * * *	* * * * * * * * * * *	* * * * * * * * * * *	* * * * * *	* * * * * *	***	* * * * * * * *	×
	ta I	Za Setup	-		-					
		00 octop					_			
Hierarchy	y Displ	ay:			× [Data Log:				×
1 🗇 🗹 🕯	► 7 ⇒►					auto_s	signaltap_0			
		Ipm_add:lpm	01							
auto	_signa	litap_0								
									(0% 00:00:00

Figure 4-4 Connect ADA-GPIO with DE2-70

Collecting Data Using the SignalTap II Logic Analyzer

- 1. Click "Program Device" after Hardware and Device are detected correctly.
- 2. Click "Run Analysis" and observe signals ADC_DB and comb, which shows attenuated and original combinations of two sine waves, respectively.
- Choose File -> Create/Update -> Create SignalTap II List File and the Quartus II will generate the file stp1_auto_signaltap_0.txt in the project directory. If your Quartus II version is above 9.1, Please click ADC_DB and right click to select "Create SignalTap II List File" for outputting the List file. As show on the Figure 4.5.

erasic

ter <mark>asIC</mark>

🖬 Sign	alTap II Lo	Analyzer - D:/test_1/THDB_ADA_v1.2.0_CDROM/new/DE2_70_ADA/DE2_70_ADA - DE2_70_ADA - [stp1.stp]*	
<u>Eile E</u> di	t <u>V</u> iew <u>P</u> roject	ocessing Tools Window	
Instance I	Manager: 🍡 🕨	Ready to acquire 🕑 🗙 JTAG Chain Configuration: JTAG ready) ×
Instance	Status	LEs: 1271 Memory: 143360 M512,MLAB: 0/0 M4K,M9K: 43/250 M-RAM Hardware: USB-Blaster [USB-0]	
ີ 🔂 au	uto_sig Not runn	1271 cells 143360 bits 0 blocks 35 blocks 0 blo	
		>> SOF Manager: 🚠 🔘	
log: 20	010/09/09 20:36:29	dick to insert time bar	
Туре	Alias N	48 64 80 96 112 128 144 160 176 192 208 224 240 256 272 288	
_		X Delete Del Antico Antico Antico Antico Antico Antico Antico Antico Antico	
	⊡‴ADC_D		~~
		A_{h} Eind $Ctrl+F$ $\lambda \Lambda_{1} = \lambda \Lambda_{2} =$	
1		$ \begin{array}{ } \hline \blacksquare, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	1
		Eind Bus Value Ctrl+Shift+F	٧V
_		Find Next Bus Value Ctrl+F3 MA., MA., MA., MA., MA., MA., MA., MA.,	
•••	DAC_DE		W.
		Add hodes with high in the second sec	- *
a	U1 lpn		
		Add State Machine Nodes	<u>~</u>
		Recreate State Machine Mnemonics	
S	⊡‴…u ilipn	Locate MANANANANANANANANANANANANANANANANANANAN	\mathcal{N}
		Group	
		Rename F2	
		Mnemonic Table Setup	
<		Create SignalTao II List File	
🔊 🔁 Da	ata 🔏 Setup	Invert Simal	
Hierarch	ıy Display:	Alize Loft	×
÷ 🖌	≯	Align Right auto_signaltap_0	
9[⊻ → DE2_70_AD	MSB on Top, LSB on Bottom	
		✓ LSB on Top, MSB on Bottom	
🛃 auto	o_signaltap_0	Bus Display Format	
		100% 00:0	1:05

Figure 4.5 Using Quartus 10.0 sp1 SignalTap II to generate the SignalTap II List File

Analyzing the Data in the MATLAB Software

- 1. Start the MATLAB software.
- 2. Make sure the current directory is set to <path>\Demonstrations\DE2_70_ADA
- 3. If you are using the DE1 Board please copy the file nstp_plot.m from <path>\MATLAB to <path>\Demonstrations\DE1_ADA.
- 4. Type nstp_plot('stp1_auto_signaltap_0.txt') at the MATLAB command prompt. The MATLAB will display normalized FFT plots of DAC B input and ADC B output similar to **Figure 4-** and **Figure 4-**, respectively.



Figure 4-6 Normalized Spectral Plot of The 14-bit DAC B Input Data

ter <mark>asIC</mark>



Figure 4-7 Normalized Spectral Plot of The 14-bit ADC B Output Data



5.1 The Revision History

Version	Change Log
V1.0.0	Initial Version (Preliminary)
V1.1.0	Add Default Demo for DE1 and DE2
V1.2.0	DE4 and DE2-115 Demo added
V1.2.1	Change Figure

5.2 Always Visit Terasic Webpage for New Applications

We will continually provide interesting examples and labs on our ADA webpage. Please visit www.terasic.com for more information. Ready to Run SD Card Demos